

January 1996 Revised April 1999

# 74LCX16821

# Low Voltage 20-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX16821 contains twenty non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V)  $V_{\rm CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16821 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- 6.2 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 20  $\mu A I_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm 24$  mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

**Note 1:** To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

# **Ordering Code:**

Order Number	Package Number	Package Description
74LCX16821MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16821MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
<del>OE</del> <sub>n</sub>	Output Enable Input (Active LOW)
CLK <sub>n</sub>	Clock Input
D <sub>0</sub> -D <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs

# **Connection Diagram**

			_	
		$\bigcirc$		
ŌĒ <sub>1</sub> —	1		56	— CLK
o <sub>0</sub> —	2		55	— D <sub>0</sub>
0, —	3		54	— D <sub>1</sub>
GND -	4		53	— GND
02 -	5		52	— D <sub>2</sub>
03 —	6		51	— D <sub>3</sub>
v <sub>cc</sub> —	7		50	- v <sub>cc</sub>
O <sub>4</sub> —	8		49	- D4
05 —	9		48	— D <sub>5</sub>
06 —	10		47	— D <sub>6</sub>
GND -	11		46	- GND
07 -	12		45	— D <sub>7</sub>
o <sub>8</sub> —	13		44	— D <sub>в</sub>
O <sub>9</sub> —	14		43	— Dg
010 -	15		42	- D <sub>10</sub>
011	16		41	- D <sub>1 1</sub>
012	17		40	- D <sub>1.2</sub>
GND —	18		39	— GND
013-	19		38	— D <sub>13</sub>
014	20		37	- D <sub>1 4</sub>
015	21		36	— D <sub>15</sub>
v <sub>cc</sub> —	22		35	- v <sub>cc</sub>
016-	23		34	- D <sub>16</sub>
017	24		33	— D <sub>17</sub>
GND —	25		32	— GND
018-	26		31	- D <sub>18</sub>
019	27		30	- D <sub>19</sub>
OE <sub>2</sub>	28		29	- CLK
•				l

#### **Truth Tables**

	Inputs		Outputs
CLK <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> –D <sub>9</sub>	O <sub>0</sub> -O <sub>9</sub>
Х	Н	Х	Z
~	L	L	L
~	L	Н	Н
L or H	L	X	$O_0$

	Inputs		Outputs
CLK <sub>2</sub>	OE <sub>2</sub>	D <sub>10</sub> -D <sub>19</sub>	O <sub>10</sub> -O <sub>19</sub>
Х	Н	Х	Z
~	L	L	L
~	L	Н	Н
L or H	L	Χ	O <sub>0</sub>

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 $O_0 = Previous O_0$  before LOW-to-HIGH transition of Clock


= LOW-to-HIGH transition


#### **Functional Description**

The LCX16821 contains twenty D-type flip-flops with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. The twenty flip-flops will store the state of their individual D inputs that meet the setup and hold time require-

ments on the LOW-to-HIGH Clock (CLK) transition. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs  $\overline{OE}_n$  is LOW, the standard output  $\overline{OE}_n$  is LOW. puts are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the flip-flops.

#### **Logic Diagram**





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	−0.5 to +7.0		V
VI	DC Input Voltage	−0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 3)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	1111/4
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# **Recommended Operating Conditions** (Note 4)

Symbol	Parameter			Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $I_{\rm O}$  Absolute Maximum Rating must be observed.

Note 4: Unused pins (Inputs and I/O) must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Зушьог	Faranietei		(V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 – 3.6	V <sub>CC</sub> – 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		I <sub>OH</sub> = -12 mA	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
II	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or $V_{IL}$				μΛ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_I$ or $V_O = 5.5V$	0		10	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	$V_{CC}$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		C to +85°C	Units
- Cymbol	- u.u.noto.		(V)	Min	Max	J
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	иΑ
		$3.6V \le V_1, V_0 \le 5.5V \text{ (Note 5)}$	2.3 – 3.6		±20	μι
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

Note 5: Outputs disabled or 3-STATE only.

## **AC Electrical Characteristics**

		$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$						
Symbol	Parameter	V <sub>CC</sub> = 3.	3V ± 0.3V	V <sub>CC</sub>	= 2.7V	V <sub>CC</sub> = 2.	5V ± 0.2V	Units
Syllibol	Farameter	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	30 pF	Units
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150						MHz
t <sub>PHL</sub>	Propagation Delay	1.5	6.2	1.5	6.5	1.5	7.4	ns
t <sub>PLH</sub>	CLK to O <sub>n</sub>	1.5	6.2	1.5	6.5	1.5	7.4	115
t <sub>PZL</sub>	Output Enable Time	1.5	6.5	1.5	7.0	1.5	8.5	ns
t <sub>PZH</sub>		1.5	6.5	1.5	7.0	1.5	8.5	115
t <sub>PLZ</sub>	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t <sub>PHZ</sub>		1.5	6.5	1.5	7.0	1.5	7.8	115
toshl	Output to Output Skew (Note 6)		1.0					ns
t <sub>OSLH</sub>			1.0					115
t <sub>S</sub>	Setup Time, D <sub>n</sub> to CLK	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to CLK	1.5		1.5		2.0		ns
t <sub>W</sub>	CLK Pulse Width	3.3		3.3		3.8		ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (to\_SHL) or LOW-to-HIGH (toSLH).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	<b>T</b> <sub>A</sub> = 25°C	Units
Cymbol	T di difficio	Conditions	(V)	Typical	Omio
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	1.0	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	٧

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
Co	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	20	pF

## AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V
t <sub>PZH</sub> ,t <sub>PHZ</sub>	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t<sub>rec</sub> Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f =1MHz,  $t_R = t_F = 3ns$ )

Symbol	V <sub>CC</sub>			
	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V	
$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2	
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2	
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	
V.,	V <sub>OH</sub> - 0.3V	V <sub>OH</sub> - 0.3V	Vou - 0.15V	







#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com