Low Crosstalk Between Switches

**Break-Before-Make Switching** 

Switch Voltage = 0 V to 10 V

of  $V_{CC}$ ,  $V_{CC} = 5 V$ 

CHANNEL I/O A4

CHANNEL I/O A7

CHANNEL I/O A5 🚺 5

CHANNEL I/O A6 1 2

COM OUT/IN A 🛛 3

Fast Switching and Propagation Speeds

Operation Control Voltage = 2 V to 6 V

High Noise Immunity N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30%

**M PACKAGE** 

(TOP VIEW)

1

4

ĒΠ6

V<sub>EE</sub> [] 7

GND 8

16 VCC

15 CHANNEL I/O A2

14 CHANNEL I/O A1

13 CHANNEL I/O A0

12 CHANNEL I/O A3

11 ADDRESS SEL SO

10 ADDRESS SEL S1

9 ADDRESS SEL S2

SCLS464 - SEPTEMBER 2002

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree<sup>†</sup>
- Wide Analog Input Voltage Range of ±5 V Max
- Low ON Resistance
  - 70  $\Omega$  Typical (V<sub>CC</sub> V<sub>EE</sub> = 4.5 V)
  - 40  $\Omega$  Typical (V<sub>CC</sub> V<sub>EE</sub> = 9 V)

<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### description

This device is a digitally controlled analog switch that utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

.

This analog multiplexer/demultiplexer controls analog voltages that may vary across the voltage supply range (i.e.,  $V_{CC}$  to  $V_{EE}$ ). These bidirectional switches allow any analog input to be used as an output and vice versa. The switches have low ON resistance and low OFF leakages. In addition, the device has an enable control ( $\overline{E}$ ) that, when high, disables all switches to their OFF state.

#### **ORDERING INFORMATION**

T <sub>A</sub> PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–55°C to 125°C	SOIC – M	Tape and reel	CD74HC4051MM96EP	HC4051MEP	

<sup>‡</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

#### SCLS464 - SEPTEMBER 2002

FUNCTION TABLE									
	INPU	ON							
Ē	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	CHANNEL(S)					
L	L	L	L	A0					
L	L	L	н	A1					
L	L	Н	L	A2					
L	L	Н	Н	A3					
L	н	L	L	A4					
L	Н	L	Н	A5					
L	н	н	L	A6					
L	Н	Н	Н	A7					
н	Х	Х	Х	None					

X = Don't care

### logic diagram (positive logic)





SCLS464 - SEPTEMBER 2002

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> – V <sub>EE</sub> (see Note 1)	–0.5 V to 10.5 V
Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Supply voltage range, VEE	+0.5 V to -7 V
Input clamp current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < V <sub>FF</sub> – 0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V)	±20 mA
Switch current ( $V_I > V_{FF} - 0.5 \text{ V or } V_I < V_{CC} + 0.5 \text{ V}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
V <sub>FF</sub> current, I <sub>FF</sub>	–20 mA
Package thermal impedance, $\theta_{IA}$ (see Note 2): M package	73°C/W
Maximum junction temperature, T <sub>1</sub>	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79$ mm) from case for 10 s max	300°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage (see Note 4)		2	6	V	
	Supply voltage, $V_{CC} - V_{EE}$ (see Figure 1)		2	10	V	
V <sub>EE</sub>	Supply voltage, (see Note 4 and Figure 2)		0	-6	V	
VIH		$V_{CC} = 2 V$	1.5			
	High-level input voltage	$V_{CC} = 4.5 V$	3.15		V	
		ACC = 6 A	4.2			
VIL		$V_{CC} = 2 V$		0.5		
	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35	V	
		ACC = 6 A		1.8		
VI	Input control voltage		0	VCC	V	
VIS	Analog switch I/O voltage		VEE	VCC	V	
		$V_{CC} = 2 V$	0	1000		
t <sub>t</sub>	Input transition (rise and fall) time $V_{CC} = 4.5 V$ $V_{CC} = 6 V$		0	500	ns	
			0	400		
TA	Operating free-air temperature		-55	125	°C	

NOTES: 3. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4. In certain applications, the external load resistor current may include both V<sub>CC</sub> and signal-line components. To avoid drawing V<sub>CC</sub> current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from r<sub>on</sub> values shown in electrical characteristics table). No V<sub>CC</sub> current flows through R<sub>L</sub> if the switch current flows into the COM OUT/IN A terminal.



SCLS464 – SEPTEMBER 2002

### recommended operating area as a function of supply voltages







electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					•	•	•

PARAMETER	TEST CONDITIONS		VFF	v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = −55°C TO 125°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
			0 V	4.5 V		70	160		240	
		$V_{IS} = V_{CC} \text{ or } V_{EE}$	0 V	6 V		60	140		210	
, .	$I_0 = 1 \text{ mA},$		–4.5 V	4.5 V		40	120		180	0
on	See Figure 8		0 V	4.5 V		90	180		270	52
	5	$V_{IS} = V_{CC}$ to $V_{EE}$	0 V	6 V		80	160		240	
			–4.5 V	4.5 V		45	130		195	
	Between any two channels		0 V	4.5 V		10				
$\Delta r_{OD}$			0 V	6 V		8.5				Ω
			–4.5 V	4.5 V		5				
	For switch OFF: When $V_{IS} = V_{CC}$ , $V_{OS} = V_{EE}$ ; When $V_{IS} = V_{EE}$ , $V_{OS} = V_{CC}$		0 V	6 V			±0.2		±2	
ЧΖ	All applicable combinativoltage levels, VI = VIH or VIL	ations of $V_{IS}$ and $V_{OS}$	–5 V	5 V			±0.4		±4	μΑ
١ <sub>١L</sub>	$V_I = V_{CC} \text{ or } GND$	0 V	6 V			±0.1		±1	μA	
100	$C \qquad V_{I} = V_{CC} \text{ or } GND \qquad V_{I} = V_{CC} \text{ or } GND$	When $V_{IS} = V_{EE}$ , $V_{OS} = V_{CC}$	0 V	6 V			8		160	
		When V <sub>IS</sub> = V <sub>CC</sub> , V <sub>OS</sub> = V <sub>EE</sub>	–5 V	5 V			16		320	μΑ



SCLS464 - SEPTEMBER 2002

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7)

PARAMETER		TO		VEE	Vcc	T <sub>A</sub> = 25°C		T <sub>A</sub> = −55°C TO 125°C		UNIT
		(001-01)	CAFACITANCE			MIN	MAX	MIN	MAX	
			CL = 15 pF		5 V		4			ns
					2 V		60		90	
<sup>t</sup> pd	IN	OUT	$C_{1} = 50 \text{ pF}$	0 V	4.5 V		12		18	-
			CL = 50 pr		6 V		10		15	ns
				–4.5 V	4.5 V		8		12	
	ADDRESS SEL or $\overline{E}$	OUT	CL = 15 pF		5 V		19			
			С <sub>L</sub> = 50 рF		2 V		225		340	ns
t <sub>en</sub>				0 V	4.5 V		45		68	
					6 V		38		57	
				–4.5 V	4.5 V		32		48	
			CL = 15 pF		5 V		19			
					2 V		225		340	ns
<sup>t</sup> dis	ADDRESS SEL or E	OUT	0. 50 -5	0 V	4.5 V		45		68	
			CL = 50 pF		6 V		38		57	
				–4.5 V	4.5 V		32		48	
Cl	Control		CL = 50 pF				10		10	pF

### operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, Input $t_r$ , $t_f$ = 6 ns

	PARAMETER	TYP	UNIT
Cpd	Power dissipation capacitance (see Note 5)	50	рF

NOTE 5: C<sub>pd</sub> is used to determine the dynamic power consumption, per package.

 $P_{D} = C_{pd} V_{CC}^{2} f_{I} + \Sigma (C_{L} + C_{S}) V_{CC}^{2} f_{O}$ fo = output frequency f\_{I} = input frequency C\_{L} = output load capacitance

 $C_{S}$  = switch capacitance

 $V_{CC}$  = supply voltage



SCLS464 - SEPTEMBER 2002

### analog channel characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	VEE	Vcc	MIN TYP	MAX	UNIT
CI	Switch input capacitance				5		pF
ССОМ	Common output capacitance				25		pF
4	Minimum switch frequency See Figure 3 and Figure 9, and		–2.25 V	2.25 V	145		
Imax	response at –3 dB	Notes 6 and 7	–4.5 V	4.5 V	180		IVITIZ
	Sino wave distortion	Soo Eiguro 4	–2.25 V	2.25 V	0.035		0/
	Sine-wave distortion		-4.5 V	4.5 V	0.018		70
	E or ADDRESS SEL to	See Figure F, and Notes 7 and 9	–2.25 V	2.25 V	(TBD)		m)/
	switch feed-through noise	See Figure 5, and Notes 7 and 6	-4.5 V	4.5 V	(TBD)		ΠV
	Switch OFF signal feed	See Figure 6 and Figure 10, and	–2.25 V	2.25 V	-73		٩D
	through	Notes 7 and 8	-4.5 V	4.5 V	-75		ав

NOTES: 6. Adjust input voltage to obtain 0 dBm at V<sub>OS</sub> for f<sub>IN</sub> = 1 MHz.
7. V<sub>IS</sub> is centered at (V<sub>CC</sub> - V<sub>EE</sub>)/2.
8. Adjust input for 0 dBm.

#### PARAMETER MEASUREMENT INFORMATION







### Figure 4. Sine-Wave Distortion Test Circuit



SCLS464 - SEPTEMBER 2002

#### PARAMETER MEASUREMENT INFORMATION







Figure 6. Switch OFF Signal Feed-Through Test Circuit



SCLS464 - SEPTEMBER 2002



VCC

0 V

≈Vcc

VOL

۷он

≈0 V

#### PARAMETER MEASUREMENT INFORMATION

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
  - D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
  - E. The outputs are measured one at a time with one input transition per measurement.
  - F. tpLz and tpHz are the same as tdis.
  - G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 7. Load Circuit and Voltage Waveforms



SCLS464 - SEPTEMBER 2002

#### **TYPICAL CHARACTERISTICS**









#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated