Integrated PNP/NPN Digital Transistors Array

This new option of integrated digital transistors is designed to replace a discrete solution array of three transistors and their external resistor bias network. BRTs (Bias Resistor Transistors) contain a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. The BRT technology eliminates these individual components by integrating them into a single device, therefore the integration of three BRTs results in a significant reduction of both system cost and board space. This new device is packaged in the SC–74/Case 318F package which is designed for low power surface mount applications.

Features

- Integrated Design
- Reduces Board Space and Components Count
- Simplifies Circuitry Design
- Offered in Surface Mount Package Technology (SC-74)
- Available in 3000 Unit Tape and Reel
- Pb-Free Package is Available

Typical Applications

- Audio Muting Applications
- Drive Circuits Applications
- Industrial: Small Appliances, Security Systems, Automated Test
- Consumer: TVs and VCRs, Stereo Receivers, CD Players, Cassette Recorders

MAXIMUM RATINGS (Maximum Ratings are those values beyond which damage to the device may occur. Electrical Characteristics are not guaranteed over this range.)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V _{(BR)CBO}	60	Vdc
Collector–Emitter Voltage	V _{(BR)CEO}	50	Vdc
Emitter-Base Voltage	V _{(BR)EBO}	7.0	Vdc
Collector Current – Continuous	Ic	200	mAdc

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit	
Power Dissipation	P _D	350	mW	
Junction Temperature	T _J	150	°C	
Storage Temperature	T _{stg}	-55 to +150	°C	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.



ON Semiconductor®

http://onsemi.com





SC-74 CASE 318F STYLE 4

MARKING DIAGRAM



50 = Specific Device Code M = Date Code

ORDERING INFORMATION

Device	Package	Shipping [†]
NUS2401SNT1	SC-74	3000/Tape & Reel
NUS2401SNT1G	SC-74 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS

(Unless otherwise noted: $T_J = 25^{\circ}C$ for typical values, common for Q1, Q2, and Q3, – minus signed for Q3 (PNP) omitted.)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)		I _{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)		I _{CEO}	-	_	500	nAdc
Emitter–Base Cutoff Current ($V_{CE} = 6.0 \text{ V}, I_{C} = 0$)	Q3 Q1, Q2	I _{EBO}	- -	- -	500 0.1	μΑ
Collector–Base Breakdown Voltage ($I_C = 10 \mu A, I_E = 0$)		V _{(BR)CBO}	50	-	_	V
Collector–Emitter Breakdown Voltage (Note 1) (I _C = 2.0 mA, I _B = 0)		V _{(BR)CEO}	50	-	-	V
ON CHARACTERISTICS (Note 1)						
DC Current Gain	Q3 Q1, Q2	h _{FE}	35 150	60 350	-	
Collector–Emitter Saturation Voltage ($I_C = 10 \text{ mA}, I_B = 0.3 \text{ mA}$) ($I_C = 10 \text{ mA}, I_B = 1.0 \text{ mA}$)	Q3 Q1, Q2	V _{CE(sat)}	- -	- -	0.25 0.25	Vdc
Output Voltage (on) (V _{CC} = 5.0 V, V _B = 2.5 V, R _L = 1.0 k Ω)		V _{OL}	-	-	0.2	V
Output Voltage (off) (V _{CC} = 5.0 V, V _B = 0.25 V, R _L = 1.0 k Ω)		V _{OH}	4.9	_	-	V
Input Resistor	Q3 Q1, Q2	R1	7.0 0.13	10 0.175	13 0.22	kΩ
Resistor Ratio	Q3 Q1, Q2	R1/R2	- -	1.0 ∞	- -	

^{1.} Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2%.




Figure 1. Derating Curve




Figure 2. Maximum Collector Voltage versus Collector Current




Figure 3. DC Current Gain




Figure 4. Output Capacitance




Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS - Q3 (PNP)




Figure 7. $V_{CE(sat)}$ versus I_C




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage





Figure 11. Input Voltage versus Output Current

PACKAGE DIMENSIONS

SC-74 CASE 318F-05 **ISSUE K**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD FINISH FITCHNESS. MINIMUM
 LEAD THICKNESS IS THE MINIMUM
 THICKNESS OF BASE MATERIAL.
 4. 318F-01, -02, -03 OBSOLETE. NEW
 STANDARD 318F-04.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.1142	0.1220	2.90	3.10	
В	0.0512	0.0669	1.30	1.70	
С	0.0354	0.0433	0.90	1.10	
D	0.0098	0.0197	0.25	0.50	
G	0.0335	0.0413	0.85	1.05	
Н	0.0005	0.0040	0.013	0.100	
J	0.0040	0.0102	0.10	0.26	
K	0.0079	0.0236	0.20	0.60	
L	0.0493	0.0649	1.25	1.65	
M	0 °	10°	0 °	10°	
S	0.0985	0.1181	2.50	3.00	

- STYLE 4:
 PIN 1. COLLECTOR 2
 2. EMITTER 1/EMITTER 2
 3. COLLECTOR 1
 4. EMITTER 3
 5. BASE 1/BASE 2/COLLECTOR 3
 6. BASE 3

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.