

## 74VHC240

### Octal Buffer/Line Driver with 3-STATE Outputs

#### General Description

The VHC240 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC240 is an inverting 3-STATE buffer having two active-LOW output enables. This device is designed to drive buslines or buffer memory address registers.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### Features


- High Speed:  $t_{PD} = 3.6\text{ns}$  (typ) at  $T_A = 25^\circ\text{C}$
- Low power dissipation:  $I_{CC} = 4 \mu\text{A}$  (max) @  $T_A = 25^\circ\text{C}$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is provided on all inputs
- Low noise:  $V_{OLP} = 0.9\text{V}$  (max)
- Pin and function compatible with 74HC240

#### Ordering Code:


Order Number	Package Number	Package Description
74VHC240M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC240SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC240MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.

#### Logic Symbol



#### Connection Diagram



## Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs
$I_0-I_7$	Inputs
$\overline{O}_0-\overline{O}_7$	Outputs 3-STATE Outputs

## Truth Tables

Inputs		Outputs (Pins 12, 14, 16, 18)
$\overline{OE}_1$	$I_n$	
L	L	H
L	H	L
H	X	Z

Inputs		Outputs (Pins 3, 5, 7, 9)
$\overline{OE}_1$	$I_n$	
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

**Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_{IN}$ )	-0.5V to +7.0V
DC Output Voltage ( $V_{OUT}$ )	-0.5V to $V_{CC} + 0.5V$
Input Diode Current ( $I_{IK}$ )	-20 mA
Output Diode Current ( $I_{OK}$ )	$\pm 20$ mA
DC Output Current ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}/GND$ Current ( $I_{CC}$ )	$\pm 75$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Lead Temperature ( $T_L$ ) (Soldering, 10 seconds)	260°C

**Recommended Operating Conditions**(Note 2)

Supply Voltage ( $V_{CC}$ )	2.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to +5.5V
Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
Operating Temperature ( $T_{OPR}$ )	-40°C to +85°C
Input Rise and Fall Time ( $t_r, t_f$ )	
$V_{CC} = 3.3V \pm 0.3V$	0 ns/V ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V

**Note 1:** Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

**Note 2:** Unused inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = 25^\circ C$			Units	Conditions
			Min	Typ	Max		
$V_{IH}$	HIGH Level Input Voltage	2.0 3.0 – 5.5	1.50 0.7 $V_{CC}$			1.50 0.7 $V_{CC}$	V
$V_{IL}$	LOW Level Input Voltage	2.0 3.0 – 5.5		0.50 0.3 $V_{CC}$		0.50 0.3 $V_{CC}$	V
$V_{OH}$	HIGH Level Output Voltage	2.0	1.9	2.0		1.9	$V_{IN} = V_{IH}$ or $V_{IL}$
		3.0	2.9	3.0		2.9	
		4.5	4.4	4.5		4.4	$I_{OH} = -4$ mA $I_{OH} = -8$ mA
		3.0	2.58			2.48	
$V_{OL}$	LOW Level Output Voltage	4.5	3.94			3.80	V
		2.0		0.0	0.1	0.1	$V_{IN} = V_{IH}$ or $V_{IL}$
		3.0		0.0	0.1	0.1	
		4.5		0.0	0.1	0.1	$I_{OL} = 4$ mA $I_{OL} = 8$ mA
$I_{OZ}$	3-STATE Output Off-State Current	5.5		$\pm 0.25$		$\pm 2.5$	$\mu A$
$I_{IN}$	Input Leakage Current	0 – 5.5		$\pm 0.1$		$\pm 1.0$	$\mu A$
$I_{CC}$	Quiescent Supply Current	5.5		4.0		40.0	$\mu A$
$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND							
$V_{IN} = 5.5V$ or GND							
$V_{IN} = V_{CC}$ or GND							

**Noise Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = 25^\circ C$		Units	Conditions
			Typ	Limits		
$V_{OLP}$ (Note 3)	Quiet Output Maximum Dynamic $V_{OL}$	5.0	0.6	0.9	V	$C_L = 50$ pF
$V_{OLV}$ (Note 3)	Quiet Output Minimum Dynamic $V_{OL}$	5.0	-0.6	-0.9	V	$C_L = 50$ pF
$V_{IHD}$ (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	$C_L = 50$ pF
$V_{ILD}$ (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	$C_L = 50$ pF

**Note 3:** Parameter guaranteed by design.


74VHC240

## AC Electrical Characteristics





Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay Time	3.3 ± 0.3	5.3	7.5	9.0	ns	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF			
			7.8	11.0	12.5					
	t <sub>PHL</sub>	5.0 ± 0.5	3.6	5.5	6.5	ns				
			5.1	7.5	8.5					
t <sub>PZL</sub>	3-STATE Output	3.3 ± 0.3	6.6	10.6	12.5	ns	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF			
			9.1	14.1	16.0					
	t <sub>PZH</sub>	5.0 ± 0.5	4.7	7.3	8.5	ns				
			6.2	9.3	10.5					
t <sub>PLZ</sub>	3-STATE Output Disable Time	3.3 ± 0.3	10.3	14.0	16.0	ns	R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF		
			5.0 ± 0.5	6.7	9.2					
t <sub>OSLH</sub>	Output to Output Skew	3.3 ± 0.3		1.5	1.5	ns	(Note 4)	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF		
			5.0 ± 0.5		1.0					
C <sub>IN</sub>	Input Capacitance		4	10	10	pF	V <sub>CC</sub> = Open			
C <sub>OUT</sub>	Output Capacitance			6		pF	V <sub>CC</sub> = 5.0V			
C <sub>PD</sub>	Power Dissipation Capacitance			17		pF	(Note 5)			

**Note 4:** Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHmax</sub> - t<sub>PLHmin</sub>|; t<sub>OSHL</sub> = |t<sub>PHLmax</sub> - t<sub>PHLmin</sub>|**Note 5:** C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>/8 (per bit).

**Physical Dimensions** inches (millimeters) unless otherwise noted



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Package Number M20B

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)LAND PATTERN RECOMMENDATION

## NOTES:



- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1



DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide**  
**Package Number M20D**

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS

NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC,  
REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH,  
AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



MTC20REV01

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC20

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



N20A (REV G)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)