
#### **Features**

- Industry-standard Architecture
  - Low-cost, Easy-to-use Software Tools
- High-speed, Electrically Erasable Programmable Logic Devices
  - 5 ns Maximum Pin-to-pin Delay
- CMOS- and TTL-compatible Inputs and Outputs
  - Latch Feature Holds Inputs to Previous Logic States
- Pin-controlled Standby Power (10 µA Typical)
- Advanced Flash Technology
  - Reprogrammable
  - 100% Tested
- High-reliability CMOS Process
  - 20-year Data Retention
  - 100 Erase/Write Cycles
  - 2,000V ESD Protection
  - 200 mA Latch-up Immunity
- Dual Inline and Surface Mount Packages in Standard Pinouts
- PCI-compliant
- True Input Transition Detection "Z" and "QZ" Version


### **Pin Configurations**

All Pinouts Top View

	•
Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
GND	Ground
VCC	+5V Supply
PD	Power-down



PLCC



DIP/SOIC

		$\cup$		l
CLK/IN □	1		24	□ vcc
IN 🗆	2		23	1/0
IN 🗆	3		22	1/0
IN/PD	4		21	1/0
IN 🗆	5		20	□ I/O
IN 🗆	6		19	□ I/O
IN 🗆	7		18	□ I/O
IN 🗆	8		17	□ I/O
IN 🗆	9		16	1/0
IN 🗆	10		15	1/0
IN 🗆	11		14	1/0
GND □	12		13	□IN

Note: For all PLCCs (except "-5"), pins 1, 8, 15 and 22 can be left unconnected. However, if they are connected, superior performance will be achieved.



# Highperformance EE PLD

# ATF22V10C ATF22V10CQ


See separate datasheet for ATF22V10CZ and ATF22V10CQZ options.

Rev. 0735P-PLD-01/02





### **Logic Diagram**



### **Description**

The ATF22V10C is a high-performance CMOS (electrically erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically erasable Flash memory technology. Speeds down to 5 ns and power dissipation as low as 100  $\mu$ A are offered. All speed ranges are specified over the full 5V  $\pm$  10% range for industrial temperature ranges, and 5V  $\pm$  5% for commercial temperature ranges.

Several low-power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability.

### **Absolute Maximum Ratings\***

Temperature under Bias	-40°C to +85°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground during Programming	2.0V to +14.0V <sup>(1)</sup>
Programming Voltage with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns.

Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

### **DC and AC Operating Conditions**

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5V ± 5%	5V ± 10%

### **Compiler Mode Selection**

	PAL Mode	GAL Mode	Power-down Mode <sup>(1)</sup>
	(5828 Fuses)	(5892 Fuses)	(5893 Fuses)
Synario	ATF22V10C (DIP)	ATTF22V10C DIP (UES)	ATF22V10C DIP (PWD)
	ATF22V10C (PLCC)	ATF22C10C PLCC (UES)	ATF22V10C PLCC (PWD)
WINCUPL	P22V10	G22V10	G22V10CP
	P22V10LCC	G22V10LCC	G22V10CPLCC

Note: 1. These device types will create a JEDEC file which when programmed in ATF22V10C devices will enable the power-down mode feature. All other device types have the feature disabled.

### **DC Characteristics**


Symbol	Parameter	Condition		Min	Тур	Max	Units	
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}$ (Max)				-35.0	-10.0	μΑ
I <sub>IH</sub>	Input or I/O High Leakage Current	$3.5 \le V_{IN} \le V_{CC}$					10.0	μΑ
			C-5, 7, 10	Com.		85.0	130.0	mA
			C-10	Ind.		90.0	140.0	mA
	Power Supply Current,	V <sub>CC</sub> = Max,	C-15	Com.		65.0	90.0	mA
I <sub>CC</sub>	Standby	V <sub>IN</sub> = Max, Outputs Open	C-15	Ind.		65.0	115.0	mA
			CQ-15	Com.		35.0	55.0	mA
			CQ-15	Ind.		35.0	70.0	mA
			C-5, 7, 10	Com.			150.0	mA
			C-10	Ind.			160.0	mA
	Clocked Power Supply Current		C-15	Com.		70.0	90.0	mA
I <sub>CC2</sub>			C-15	Ind.		70.0	90.0	mA
			CQ-15	Com.		40.0	60.0	mA
			CQ-15	Ind.		40.0	80.0	mA
	Power Supply Current,	V <sub>CC</sub> = Max		Com.		10.0	100.0	μA
I <sub>PD</sub>	PD Mode	V <sub>IN</sub> = 0, Max		Ind.		10.0	100.0	μΑ
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V		•			-130.0	mA
V <sub>IL</sub>	Input Low Voltage						0.8	V
V <sub>IH</sub>	Input High Voltage						V <sub>CC</sub> +0.75	V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ ,	I <sub>OL</sub> = 16 mA	Com.,			0.5	V
	,	V <sub>CC</sub> = Min	I <sub>OL</sub> = 12 mA	Mil.			0.5	٧
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = \text{Min}$	I <sub>OH</sub> = -4.0 mA	2.4			V	

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.





## AC Waveforms (1)



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

### **AC Characteristics**<sup>(1)</sup>

		-5		-	-7		-10		-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>PD</sub>	Input or Feedback to Combinatorial Output		5.0	3.0	7.5	3.0	10.0	3.0	15.0	ns
t <sub>CO</sub>	Clock to Output	1.0	4.0	2.0	4.5 <sup>(2)</sup>	2.0	6.5	2.0	8.0	ns
t <sub>CF</sub>	Clock to Feedback		2.5		2.5		2.5		2.5	ns
t <sub>S</sub>	Input or Feedback Setup Time	3.0		3.5		4.5		10.0		ns
t <sub>H</sub>	Hold Time	0		0		0		0		ns
	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )			125.0 <sup>(3)</sup>		90.0		55.5		MHz
$f_{MAX}$	Internal Feedback 1/(t <sub>S</sub> + t <sub>CF</sub> )			142.0		117.0		80.0		MHz
	No Feedback 1/(t <sub>WH</sub> + t <sub>WL</sub> )	166.0		166.0		125.0		83.3		MHz
t <sub>W</sub>	Clock Width (t <sub>WL</sub> and t <sub>WH</sub> )	3.0		3.0		3.0		6.0		ns
t <sub>EA</sub>	Input or I/O to Output Enable	2.0	6.0	3.0	7.5	3.0	10.0	3.0	15.0	ns
t <sub>ER</sub>	Input or I/O to Output Disable	2.0	5.0	3.0	7.5	3.0	9.0	3.0	15.0	ns
t <sub>AP</sub>	Input or I/O to Asynchronous Reset of Register	3.0	7.0	3.0	10.0	3.0	12.0	3.0	20.0	ns
t <sub>AW</sub>	Asynchronous Reset Width	5.5		7.0		8.0			15.0	ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	4.0		5.0		6.0			10.0	ns
t <sub>SP</sub>	Setup Time, Synchronous Preset	4.0		4.5		6.0			10.0	ns
t <sub>SPR</sub>	Synchronous Preset to Clock Recovery Time	4.0		5.0		8.0			10.0	ns

Notes: 1. See ordering information for valid part numbers.

- 2. 5.5 ns for DIP package devices.
- 3. 111 MHz for DIP package devices.


# 4 ATF22V10C(Q)

### **Power-down AC Characteristics**(1)(2)(3)

		-5		-7		-10		-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>IVDH</sub>	Valid Input before PD High	5.0		7.5		10.0		15.0		ns
t <sub>GVDH</sub>	Valid OE before PD High	0		0		0		0		ns
t <sub>CVDH</sub>	Valid Clock before PD High	0		0		0				ns
t <sub>DHIX</sub>	Input Don't Care after PD High		5.0		7.0		10.0		15.0	ns
t <sub>DHGX</sub>	OE Don't Care after PD High		5.0		7.0		10.0		15.0	ns
t <sub>DHCX</sub>	Clock Don't Care after PD High		5.0		7.0		10.0		15.0	ns
t <sub>DLIV</sub>	PD Low to Valid Input		5.0		7.5		10.0		15.0	ns
t <sub>DLGV</sub>	PD Low to Valid $\overline{\text{OE}}$		15.0		20.0		25.0		30.0	ns
t <sub>DLCV</sub>	PD Low to Valid Clock		15.0		20.0		25.0		30.0	ns
t <sub>DLOV</sub>	PD Low to Valid Output		20.0		25.0		30.0		35.0	ns

- Notes: 1. Output data is latched and held.
  - 2. High-Z outputs remain high-Z.
  - 3. Clock and input transitions are ignored.

### **Input Test Waveforms and Measurement Levels**



### **Commercial Output Test Loads**

R1=300 
$$\Omega$$
 OUTPUT PIN R2=390  $\Omega$  CL=50pF

### **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

	Тур	Max	Units	Conditions
C <sub>IN</sub>	5	8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	6	8	pF	V <sub>OUT</sub> = 0V

1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. Note:




#### **Power-up Reset**

The registers in the ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from  $V_{\text{CC}}$  crossing  $V_{\text{RST}}$ , all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The V<sub>CC</sub> rise must be monotonic, and starts below 0.7V,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
- 3. The clock must remain stable during t<sub>PR</sub>.



# Preload of Registered Outputs

The ATF22V10C's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

# **Electronic Signature Word**

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

Parameter	Description	Тур	Max	Units
t <sub>PR</sub>	Power-up Reset Time	600	1,000	ns
V <sub>RST</sub>	Power-up Reset Voltage	3.8	4.5	V

### **Security Fuse Usage**

A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

### Programming/ Erasing


Programming/erasing is performed using standard PLD programmers. See "CMOS PLD Programming Hardware & Software Support" for information on software/programming.

### Input and I/O Pinkeeper Circuits


The ATF22V10C contains internal input and I/O pin-keeper circuits. These circuits allow each ATF22V10C pin to hold its previous value even when it is not being driven by an external source or by the device's output buffer. This helps to ensure that all logic array inputs are at known valid logic levels. This reduces system power by preventing pins from floating to indeterminate levels. By using pin-keeper circuits rather than pull-up resistors, there is no DC current required to hold the pins in either logic state (high or low).

These pin-keeper circuits are implemented as weak feedback inverters, as shown in the Input Diagram below. These keeper circuits can easily be overdriven by standard TTL-or CMOS-compatible drivers. The typical overdrive current required is 40 µA.

### **Input Diagram**



### I/O Diagram








#### **Power-down Mode**

The ATF22V10C includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the PD pin is high, the device supply current is reduced to less than 100 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in an undetermined state at the onset of power-down will remain at the same state. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.

Note: Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the non-22V10 JEDEC compatible 22V10CEX (with PD used).


### **Functional Logic Diagram ATF22V10C**









ATF22V10C/CQ SUPPLY CURRENT VS. SUPPLY VOLTAGE ( $T_A = 25^{\circ}$ C)









ATF22V10C/CQ SUPPLY CURRENT VS.




### ATF22V10C/CQ OUTPUT SOURCE CURRENT VS.




### ATF22V10C/CQ OUTPUT SOURCE CURRENT VS.




#### ATF22V10C/CQ OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE ( $V_{OL} = 0.5V$ )




# ATF22V10C/CQ OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE ( $V_{OL} = 0.5V$ )




# ATF22V10C/CQ INPUT CLAMP CURRENT VS. INPUT VOLTAGE ( $V_{CC} = 5V, T_A = 35$ °C)





#### ATF22V10C/CQ NORMALIZED TPD VS. VCC







#### ATF22V10C/CQ NORMALIZED T<sub>CO</sub> VS. V<sub>CC</sub>







#### ATF22V10C/CQ NORMALIZED T<sub>SU</sub> VS. V<sub>CC</sub>







### ATF22V10C/CQ NORMALIZED T<sub>PD</sub> VS.











## ATF22V10C(Q) Ordering Information

t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
5	3	4	ATF22V10C-5JC	28J	Commercial
					(0°C to 70°C)
7.5	3.5	4.5	ATF22V10C-7JC	28J	Commercial
			ATF22V10C-7PC	24P3	(0°C to 70°C)
			ATF22V10C-7SC	24S	
			ATF22V10C-7XC	24X	
			ATF22V10C-7JI	28J	Industrial
					(-40°C to 85°C)
10	4.5	6.5	ATF22V10C-10JC	28J	Commercial
			ATF22V10C-10PC	24P3	(0°C to 70°C)
			ATF22V10C-10SC	24S	
			ATF22V10C-10XC	24X	
			ATF22V10C-10JI	28J	Industrial
			ATF22V10C-10PI	24P3	(-40°C to 85°C)
			ATF22V10C-10SI	24S	
			ATF22V10C-10XI	24X	
15	10	8	ATF22V10C-15JC	28J	Commercial
			ATF22V10C-15PC	24P3	(0°C to 70°C)
			ATF22V10C-15SC	24S	
			ATF22V10C-15XC	24X	
			ATF22V10C-15JI	28J	Industrial
			ATF22V10C-15PI	24P3	(-40°C to 85°C)
			ATF22V10C-15SI	24S	
			ATF22V10C-15XI	24X	
15	10	8	ATF22V10CQ-15JC	28J	Commercial
			ATF22V10CQ-15PC	24P3	(0°C to 70°C)
			ATF22V10CQ-15SC	24S	
			ATF22V10CQ-15XC	24X	
			ATF22V10CQ-15JI	28J	Industrial
			ATF22V10CQ-15PI	24P3	(-40°C to 85°C)
			ATF22V10CQ-15SI	24S	
			ATF22V10CQ-15XI	24X	

### **Using "C" Product for Industrial**

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.


	Package Type				
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)				
24P3	24-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
24\$	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)				





### **Packaging Information**

### 28J - PLCC



0.191(0.0075)

B1

D2/E2

A2

A1

0.318(0.0125)

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	-	3.048	
A2	0.508	_	_	
D	12.319	_	12.573	
D1	11.430	_	11.582	Note 2
Е	12.319	_	12.573	
E1	11.430	_	11.582	Note 2
D2/E2	9.906	_	10.922	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

10/04/01


Notes:


- 1. This package conforms to JEDEC reference MS-018, Variation AB.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


2325 Orchard Parkwa San Jose, CA 95131
---

TITLE	DRAWING NO.	REV.
28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC)	28J	В

#### 24P3 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AF.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	5.334	
A1	0.381	_	_	
D	31.623	_	32.131	Note 2
E	7.620	_	8.255	
E1	6.096	_	7.112	Note 2
В	0.356	_	0.559	
B1	1.270	_	1.551	
L	2.921	_	3.810	
С	0.203	_	0.356	
еВ	1	_	10.922	
eC	0.000	_	1.524	
е		2.540 7	YP	

09/28/01

	•
	4
/ / / / / / / / / / / / / / / / / / /	•
	:
-	٠,

2325 Orchard Parkway San Jose, CA 95131


TITLE **24P3**, 24-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) DRAWING NO. REV. 24P3

С






#### 24S - SOIC



#### **24X - TSSOP**





#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

#### Microcontrollers

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 RF/Automotive
Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is a registered trademark of Atmel.

