



# Low Power, Rail-to-Rail Output Precision JFET Amplifier

## AD8641/AD8642

### FEATURES

- Low supply current: 250  $\mu$ A max
- Very low input bias current: 1 pA max
- Low offset voltage: 750  $\mu$ V max
- Single-supply operation: 5 V to 26 V
- Dual-supply operation:  $\pm$ 2.5 V to  $\pm$ 13 V
- Rail-to-rail output
- Unity gain stable
- No phase reversal
- SC70 package

### APPLICATIONS

- Line-/battery-powered instruments
- Photodiode amplifiers
- Precision current sensing
- Medical instrumentation
- Industrial controls
- Precision filters
- Portable audio
- ATE




Figure 1. 5-Lead SC70 (KS-5)




Figure 2. 8-Lead SOIC (R-8)



Figure 3. 8-Lead SOIC (R-8)



Figure 4. 8-Lead MSOP (RM-8)

### GENERAL DESCRIPTION

The AD8641/AD8642 are low power, precision JFET input amplifiers featuring extremely low input bias current and rail-to-rail output. The ability to swing nearly rail-to-rail at the input and rail-to-rail at the output enables designers to buffer CMOS DACs, ASICs, and other wide output swing devices in single-supply systems. The outputs remain stable with capacitive loads of more than 500 pF.

The AD8641/AD8642 are suitable for applications utilizing multichannel boards that require low power to manage heat. Other applications include photodiodes, ATE reference level drivers, battery management, and industrial controls.

The AD8641/AD8642 are fully specified over the extended industrial temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The AD8641 is available in 5-lead SC70 and 8-lead SOIC lead-free packages. The AD8642 is available in 8-lead MSOP and 8-lead SOIC lead-free packages.

### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Specifications.....	3
Electrical Characteristics.....	3
Absolute Maximum Ratings.....	5
Typical Performance Characteristics .....	6
Outline Dimensions .....	13
Ordering Guide.....	14

## REVISION HISTORY

### 3/05—Rev. 0 to Rev. A

Added AD8642 .....	Universal
Changes to General Description .....	1
Added Figure 3 and Figure 4.....	1
Changes to Specifications .....	3
Changes to Absolute Maximum Ratings.....	5
Changes to Figure 22.....	8
Changes to Figure 23.....	9
Changes to Figure 41.....	12
Updated Outline Dimensions .....	13
Changes to Ordering Guide .....	14

### 10/04—Initial Version: Revision 0

## SPECIFICATIONS

### ELECTRICAL CHARACTERISTICS

@  $V_S = 5.0$  V,  $V_{CM} = 2.5$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 1.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $+85^\circ\text{C} < T_A < +125^\circ\text{C}, V_{CM} = 1.5$ V	50	750	1.5	$\mu\text{V}$
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.25	1	1.6	$\text{mA}$
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		180	0.5	$\text{pA}$
Input Voltage Range			0	3	60	$\text{pA}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0$ V to 2.5 V	74	93		$\text{dB}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10 \text{ k}\Omega, V_O = 0.5$ to 4.5 V	80	140		$\text{V}/\text{mV}$
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		2.5		$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$I_L = 1 \text{ mA}, -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	4.95			$\text{V}$
Output Voltage Low	$V_{OL}$	$I_L = 1 \text{ mA}, -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	4.94		0.05	$\text{V}$
Output Current	$I_{OUT}$			0.01	0.05	$\text{V}$
POWER SUPPLY				$\pm 6$		$\text{mA}$
Power Supply Rejection Ratio	PSRR	$V_S = 5$ V to 26 V	90	107		$\text{dB}$
Supply Current/Amplifier	$I_{SY}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		195	250	$\mu\text{A}$
					270	$\mu\text{A}$
DYNAMIC PERFORMANCE						
Slew Rate	SR		2			$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP		3			$\text{MHz}$
Phase Margin	$\phi_0$		50			Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_N$ p-p	$f = 0.1$ Hz to 10 Hz	4.0			$\mu\text{V}$ p-p
Voltage Noise Density	$e_N$	$f = 1$ kHz	28.5			$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	$f = 1$ kHz	0.5			$\text{fA}/\sqrt{\text{Hz}}$

# AD8641/AD8642

@  $V_S = \pm 13$  V,  $V_{CM} = 0$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 2.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	$-40^\circ < T_A < +125^\circ\text{C}$	70	750		$\mu\text{V}$
					1.5	$\text{mV}$
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.25	1		$\text{pA}$
					260	$\text{pA}$
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			0.5	$\text{pA}$
					65	$\text{pA}$
Input Voltage Range			-13		+10	$\text{V}$
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -13$ V to +10 V	90	107		$\text{dB}$
Large Signal Voltage Gain	$A_VO$	$R_L = 10 \text{ k}\Omega$ , $V_O = -11$ V to +11 V	215	290		$\text{V/mV}$
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			2.5	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$		+12.95			$\text{V}$
		$I_L = 1 \text{ mA}$ , $-40^\circ\text{C}$ to +125°C	+12.94			$\text{V}$
Output Voltage Low	$V_{OL}$			-12.95		$\text{V}$
		$I_L = 1 \text{ mA}$ , $-40^\circ\text{C}$ to +125°C		-12.94		$\text{V}$
Output Current	$I_{OUT}$			$\pm 12$		$\text{mA}$
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.5$ V to $\pm 13$ V	90	107		$\text{dB}$
Supply Current/Amplifier	$I_{SY}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		200	290	$\mu\text{A}$
					330	$\mu\text{A}$
DYNAMIC PERFORMANCE						
Slew Rate	SR			3		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			3.5		$\text{MHz}$
Phase Margin	$\emptyset_o$			60		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_N$ p-p	$f = 0.1 \text{ Hz}$ to 10 Hz		4.2		$\mu\text{V}$ p-p
Voltage Noise Density	$e_N$	$f = 1 \text{ kHz}$		27.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	$f = 1 \text{ kHz}$		0.5		$\text{fA}/\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATINGS

**Table 3.<sup>1</sup>**

Parameter	Rating
Supply Voltage	27.3 V
Input Voltage	VS– to VS+
Differential Input Voltage	±Supply Voltage
Output Short-Circuit Duration	Indefinite
Storage Temperature Range KS-5, R-8, RM-8 Packages	–65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Junction Temperature Range KS-5, R-8, RM-8 Packages	–65°C to +150°C
Lead Temperature Range (Soldering, 60 Sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4.**

Package Type	$\theta_{JA}$ <sup>2</sup>	$\theta_{JC}$	Unit
5-Lead SC70 (KS-5)	331.4	223.9	°C/W
8-Lead SOIC (R-8)	157	56	°C/W
8-Lead MSOP (RM-8)	206	44	°C/W

<sup>1</sup> Absolute maximum ratings apply at 25°C, unless otherwise noted.

<sup>2</sup>  $\theta_{JA}$  is specified for the worst-case conditions, i.e.,  $\theta_{JA}$  is specified for devices soldered on circuit boards for surface-mounted packages.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# AD8641/AD8642

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage

05072-002




Figure 6. Offset Voltage Drift

05072-003




Figure 7. Input Offset Voltage

05072-004




Figure 8. Offset Voltage Drift

05072-005




Figure 9. Input Bias Current vs.  $V_{CM}$

05072-006






Figure 10. Input Bias Current vs.  $V_{CM}$


05072-007




05072-008




05072-011




05072-009



05072-012



05072-010



05072-013

# AD8641/AD8642




Figure 17. Input Error Voltage vs. Output Voltage for Resistive Loads

05072-014




Figure 18. Input Error Voltage vs. Output Voltage Within 300 mV of Supply Rails

05072-015




Figure 19. Quiescent Current vs. Supply Voltage at Different Temperatures

05072-016




Figure 20. Output Saturation Voltage vs. Load Current

05072-017




Figure 21. Output Saturation Voltage vs. Load Current

05072-018










Figure 22. Open-Loop Gain and Phase Margin vs. Frequency

05072-019



# AD8641/AD8642




Figure 29. PSRR vs. Frequency

05072-026




Figure 30. Output Impedance vs. Frequency

05072-027




Figure 31. Output Impedance vs. Frequency

05072-028




Figure 32. No Phase Reversal

05072-029




Figure 33. Output Swing and Error vs. Settling Time

05072-030




Figure 34. Small Signal Overshoot vs. Load Capacitance

05072-031




Figure 35. Small Signal Overshoot vs. Load Capacitance




Figure 38. Voltage Noise Density




Figure 36. 0.1 Hz to 10 Hz Noise




Figure 39. Voltage Noise Density




Figure 37. 0.1 Hz to 10 Hz Noise




Figure 40. Total Harmonic Distortion + Noise vs. Frequency

# AD8641/AD8642





Figure 41. Channel Separation

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-203AA

Figure 42. 5-Lead Thin Shrink Small Outline Transistor Package [SC70]

(KS-5)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 43. 8-Lead Standard Small Outline Package [SOIC\_N]

(R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 44. 8-Lead Mini Small Outline Package [MSOP]

(RM-8)

Dimensions shown in millimeters

# AD8641/AD8642

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8641AKSZ-R2 <sup>1</sup>	-40°C to +125°C	5-Lead SC70	KS-5	A07
AD8641AKSZ-REEL7 <sup>1</sup>	-40°C to +125°C	5-Lead SC70	KS-5	A07
AD8641AKSZ-REEL <sup>1</sup>	-40°C to +125°C	5-Lead SC70	KS-5	A07
AD8641ARZ <sup>1</sup>	-40°C to +125°C	8-lead SOIC_N	R-8	
AD8641ARZ-REEL7 <sup>1</sup>	-40°C to +125°C	8-lead SOIC_N	R-8	
AD8641ARZ-REEL <sup>1</sup>	-40°C to +125°C	8-lead SOIC_N	R-8	
AD8642ARMZ-R2 <sup>1</sup>	-40°C to +125°C	8-lead MSOP	RM-8	A0A
AD8642ARMZ-REEL <sup>1</sup>	-40°C to +125°C	8-lead MSOP	RM-8	A0A
AD8642ARZ <sup>1</sup>	-40°C to +125°C	8-lead SOIC	R-8	
AD8642ARZ-REEL7 <sup>1</sup>	-40°C to +125°C	8-lead SOIC	R-8	
AD8642ARZ-REEL <sup>1</sup>	-40°C to +125°C	8-lead SOIC	R-8	

<sup>1</sup> Z = Pb-free part.

**NOTES**

**NOTES**