DGG OR DL PACKAGE

(TOP VIEW)

SCES024I - JULY 1995 - REVISED SEPTEMBER 2003

- **Member of the Texas Instruments** Widebus™ Family
- **UBT™** Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or **Clocked Modes**
- Operates From 1.65 V to 3.6 V
- Max tpd of 3.9 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

OEAB [56 GND 55 CLKAB LEAB 2 A1 🛮 3 54**∏** B1 GND Π4 53 **∏** GND A2 **∏**5 52 **| B**2 A3 🛮 6 51 **|** B3 50 V_{CC} V_{CC} []7 A4 Π8 49**∏** B4 A5 🛮 9 48 ∏ B5 A6 **∏**10 47 **∏** B6 GND [11 46 GND 45**∏** B7 A7 | 12 A8 ∏13 44**∏** B8 43 B9 A9 🛮 14 42 B10 A10 15 A11 ∏16 41 **∏** B11 40**|** B12 A12 | 17 GND 18 39 GND A13 ∏ 19 38**∏** B13 37 B14 A14 **∏**20 36 B15 A15 21 V_{CC} **□** 22 35 V_{CC} A16 23 34 B16 33 B17 A17 124 GND **∏**25 32 | GND A18 26 31 T B18 30 CLKBA OEBA 27 LEBA 28 29 | GND

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

ORDERING INFORMATION

| TA | PACKAGE [†] | | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|---------------|-----------------------|---------------|--------------------------|---------------------|--|
| | CCOD DI | Tube | SN74ALVCH16501DL | ALVOLIACEO4 | |
| | SSOP – DL | Tape and reel | SN74ALVCH16501DLR | ALVCH16501 | |
| -40°C to 85°C | TSSOP – DGG | Tape and reel | SN74ALVCH16501DGGR | ALVCH16501 | |
| | VFBGA – GQL | T | SN74ALVCH16501KR | 1/1/504 | |
| | VFBGA – ZQL (Pb-free) | Tape and reel | 74ALVCH16501ZQLR | VH501 | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UBT and Widebus are trademarks of Texas Instruments



SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024I - JULY 1995 - REVISED SEPTEMBER 2003

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

GQL OR ZQL PACKAGE (TOP VIEW) 2 3 4 5 6 000000 000000 В 000000 С 000000 D \bigcirc \bigcirc Ε \bigcirc F \bigcirc 000000 G 000000 Н 000000 J 000000 Κ

terminal assignments

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|------|------|-----|-------|-----|
| Α | A1 | LEAB | OEAB | GND | CLKAB | B1 |
| В | А3 | A2 | GND | GND | B2 | В3 |
| С | A5 | A4 | VCC | VCC | B4 | B5 |
| D | A7 | A6 | GND | GND | B6 | B7 |
| Ε | A9 | A8 | | | B8 | B9 |
| F | A10 | A11 | | | B11 | B10 |
| G | A12 | A13 | GND | GND | B13 | B12 |
| Н | A14 | A15 | Vcc | Vcc | B15 | B14 |
| J | A16 | A17 | GND | GND | B17 | B16 |
| K | A18 | OEBA | LEBA | GND | CLKBA | B18 |

FUNCTION TABLE†

| | INPUTS | | | | | |
|------|--------|------------|---|--------------------------------------|--|--|
| OEAB | LEAB | CLKAB | Α | В | | |
| L | Χ | Х | Χ | Z | | |
| Н | Н | Χ | L | L | | |
| Н | Н | Χ | Н | Н | | |
| Н | L | \uparrow | L | L | | |
| Н | L | \uparrow | Н | Н | | |
| Н | L | Н | Χ | в ₀ ‡ в ₀ § | | |
| Н | L | L | Х | В ₀ § | | |


[†] A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established

SCES024I - JULY 1995 - REVISED SEPTEMBER 2003

logic diagram (positive logic)



Pin numbers shown are for the DGG and DL packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | | –0.5 V to 4.6 V |
|---|-----------------|--|
| Input voltage range, V _I : Except I/O ports (see N | lote 1) | –0.5 V to 4.6 V |
| I/O ports (see Notes 1 a | and 2) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Output voltage range, VO (see Notes 1 and 2) | | –0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I _{IK} (V _I < 0) | | –50 mA |
| Output clamp current, I _{OK} (V _O < 0) | | –50 mA |
| Continuous output current, IO | | |
| Continuous current through each V _{CC} or GND | | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): | DGG package | 64°C/W |
| | DL package | 56°C/W |
| | GQL/ZQL package | 42°C/W |
| Storage temperature range, T _{stg} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES024I – JULY 1995 – REVISED SEPTEMBER 2003

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|----------------|------------------------------------|------------------------------------|------------------------|------------------------|------|
| VCC | Supply voltage | | 1.65 | 3.6 | V |
| | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | |
| V_{IH} | High-level input voltage | V _{CC} = 2.3 V to 2.7 V | 1.7 | | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2 | | |
| | | V _{CC} = 1.65 V to 1.95 V | | 0.35 × V _{CC} | |
| V_{IL} | Low-level input voltage | V _{CC} = 2.3 V to 2.7 V | | 0.7 | V |
| | | V _{CC} = 2.7 V to 3.6 V | | 0.8 | |
| ٧ _I | Input voltage | | 0 | Vcc | V |
| ٧o | Output voltage | | 0 | Vcc | V |
| | | V _{CC} = 1.65 V | | -4 | |
| | I Park Toward and and account of | V _{CC} = 2.3 V | | -12 | 4 |
| ЮН | High-level output current | V _{CC} = 2.7 V | | -12 | mA |
| | | V _{CC} = 3 V | | -24 | |
| | | V _{CC} = 1.65 V | | 4 | |
| | Law law Law and a summer | V _{CC} = 2.3 V | | 12 | 4 |
| lOL | Low-level output current | V _{CC} = 2.7 V | | 12 | mA |
| | | V _{CC} = 3 V | | 24 | |
| Δt/Δν | Input transition rise or fall rate | | | 10 | ns/V |
| TA | Operating free-air temperature | | -40 | 85 | °C |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES024I - JULY 1995 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP [†] | MAX | UNIT |
|-------------------------------|--|-----------------|----------------------|------------------|------|------|
| | $I_{OH} = -100 \mu\text{A}$ | 1.65 V to 3.6 V | V _{CC} -0.2 | | | |
| | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | | | |
| | $I_{OH} = -6 \text{ mA}$ | 2.3 V | 2 | | | |
| V_{OH} | | 2.3 V | 1.7 | | | V |
| | $I_{OH} = -12 \text{ mA}$ | 2.7 V | 2.2 | | | |
| | | 3 V | 2.4 | | | |
| | $I_{OH} = -24 \text{ mA}$ | 3 V | 2 | | | |
| | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | |
| | I _{OL} = 4 mA | 1.65 V | | | 0.45 | |
| W | I _{OL} = 6 mA | 2.3 V | | | 0.4 | ., |
| V _{OL} | 1 40 4 | 2.3 V | | | 0.7 | V |
| | $I_{OL} = 12 \text{ mA}$ | 2.7 V | | | 0.4 | |
| | I _{OL} = 24 mA | 3 V | | | 0.55 | |
| lį | $V_I = V_{CC}$ or GND | 3.6 V | | | ±5 | μΑ |
| | V _I = 0.58 V | 1.65 V | 25 | | | |
| | V _I = 1.07 V | 1.65 V | -25 | | | |
| | $V_{\parallel} = 0.7 \text{ V}$ | 2.3 V | 45 | | | |
| II(hold) | V _I = 1.7 V | 2.3 V | -45 | | | μΑ |
| , , | V _I = 0.8 V | 3 V | 75 | | | |
| | V _I = 2 V | 3 V | -75 | | | |
| | $V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$ | 3.6 V | | | ±500 | |
| loz§ | $V_O = V_{CC}$ or GND | 3.6 V | | | ±10 | μΑ |
| lcc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 V | | | 40 | μΑ |
| ΔlCC | One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND | 3 V to 3.6 V | | | 750 | μΑ |
| C _i Control inputs | $V_I = V_{CC}$ or GND | 3.3 V | | 4 | | pF |
| C _{io} A or B ports | $V_O = V_{CC}$ or GND | 3.3 V | | 8 | | pF |

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | | V _{CC} = 2.5 V ± 0.2 V | | | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|-----------------|-----------------|------------------|-----------------|------------------------------------|-----|-----|-----|------------------------------------|-----|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | | | 150 | | 150 | | 150 | MHz |
| | LE high | | | 3.3 | | 3.3 | | 3.3 | | |
| t _W | Pulse duration | CLK high or low | | 3.3 | | 3.3 | | 3.3 | | ns |
| | | Data before CLK↑ | | 2.2 | | 2.1 | | 1.7 | | |
| t _{su} | Setup time | 5 | CLK high | 1.9 | | 1.6 | | 1.5 | | ns |
| | | Data before LE↓ | CLK low | 1.3 | | 1.1 | | 1 | | |
| 4. | Hold time | Data after CLK↑ | | 0.6 | | 0.6 | | 0.7 | | |
| th | Hold time | Data after LE↓ | CLK high or low | 1.4 | | 1.7 | | 1.4 | | ns |



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] For I/O ports, the parameter IOZ includes the input leakage current.

SN74ALVCH16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES024I – JULY 1995 – REVISED SEPTEMBER 2003

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO (OUTPUT) | | | VCC = | 2.7 V | V _{CC} = | 3.3 V 3 V | UNIT |
|------------------|---------|-------------|-----|-----|-------|-------|-------------------|--------------|------|
| | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 150 | | 150 | | 150 | | MHz |
| | A or B | B or A | 1 | 4.8 | | 4.5 | 1 | 3.9 | |
| t _{pd} | LE | . 5 | 1.1 | 5.7 | | 5.3 | 1.3 | 4.6 | ns |
| · | CLK | A or B | 1.2 | 6.1 | | 5.6 | 1.4 | 4.9 | |
| t _{en} | OEAB | В | 1 | 5.8 | | 5.3 | 1 | 4.6 | ns |
| ^t dis | OEAB | В | 1.5 | 6.2 | | 5.7 | 1.4 | 5 | ns |
| t _{en} | OEBA | А | 1.3 | 6.3 | | 6 | 1.1 | 5 | ns |
| ^t dis | OEBA | А | 1.3 | 5.3 | | 4.6 | 1.3 | 4.2 | ns |


operating characteristics, T_A = 25°C

| | PARAMETER | | TEST COL | UDITIONS | V _{CC} = 2.5 V | V _{CC} = 3.3 V | UNIT |
|-----------------|-------------------------------|------------------|-----------------|--------------|-------------------------|-------------------------|------|
| PARAMETER | | TEST CONDITIONS | | TYP | TYP | UNIT | |
| C . | Dower dissination conscitance | Outputs enabled | C 50 pE | f = 10 MHz | 44 | 54 | pF |
| C _{pd} | Power dissipation capacitance | Outputs disabled | $C_L = 50 pF$, | I = 10 IVIM2 | 6 | 6 | рг |



SCES024I - JULY 1995 - REVISED SEPTEMBER 2003


PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
|------------------------|-------------------|
| ^t pd | Open |
| tPLZ ^{/t} PZL | V _{LOAD} |
| tPHZ ^{/t} PZH | GND |

LOAD CIRCUIT

| W | IN | PUT | V | V | 0. | D. | V |
|-------------------|-------|--------------------------------|--------------------|-------------------|-------|--------------|--------------------------------|
| VCC | VI | t _r /t _f | νM | VLOAD | CL | RL | $v_{\scriptscriptstyle\Delta}$ |
| 1.8 V | VCC | ≤ 2 ns | V _{CC} /2 | 2×V _{CC} | 30 pF | 1 k Ω | 0.15 V |
| 2.5 V \pm 0.2 V | VCC | ≤2 ns | V _{CC} /2 | 2×V _{CC} | 30 pF | 500 Ω | 0.15 V |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| 3 V ± 0.3 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzI and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated