

Data Sheet June 17, 2005 FN9203.1

# Highly Integrated Battery Charger with Automatic Power Source Selector for Notebook Computers

The ISL6255, ISL6255A is a highly integrated battery charger controller for Li-lon/Li-lon polymer batteries. High Efficiency is achieved by a synchronous buck topology and the use of a MOSFET, instead of a diode, for selecting power from the adapter or battery. The low side MOSFET emulates a diode at light loads to improve the light load efficiency and prevent system bus boosting.

The constant output voltage can be selected for 2, 3 and 4 series Li-lon cells with 0.5% accuracy over temperature. It can also be programmed between 4.2V+5%/cell and 4.2V-5%/cell to optimize battery capacity. When supplying the load and battery charger simultaneously, the input current limit for the AC adapter is programmable to within 3% accuracy to avoid overloading the AC adapter, and to allow the system to make efficient use of available adapter power for charging. It also has a wide range of programmable charging current. The ISL6255, ISL6255A provides outputs that are used to monitor the current drawn from the AC adapter, and monitor for the presence of an AC adapter. The ISL6255, ISL6255A automatically transitions from regulating current mode to regulating voltage mode.

ISL6255, ISL6255A has a feature for automatic power source selection by switching to the battery when the AC adapter is removed or switching to the AC adapter when the AC adapter is available. It also provides a DC adapter monitor to support aircraft power applications with the option of no battery charging.

# Ordering Information

_			
PART NUMBER	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
ISL6255HRZ (Notes 1, 2)	-10 to 100	28 Ld 5x5 QFN (Pb-free)	L28.5×5
ISL6255HAZ (Notes 1, 2)	-10 to 100	28 Ld QSOP (Pb-free)	M28.15
ISL6255AHRZ (Notes 1, 2)	-10 to 100	28 Ld 5x5 QFN (Pb-free)	L28.5×5
ISL6255AHAZ (Notes 1, 2)	-10 to 100	28 Ld QSOP (Pb-free)	M28.15

#### NOTES:

- Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
   Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 2. Add "-T" for Tape and Reel.


### Features


- ±0.5% Charge Voltage Accuracy (-10°C to 100°C)
- · ±3% Accurate Input Current Limit
- · ±3% Accurate Battery Charge Current Limit
- ±25% Accurate Battery Trickle Charge Current Limit (ISL6255A)
- Programmable Charge Current Limit, Adapter Current Limit and Charge Voltage
- Fixed 300kHz PWM Synchronous Buck Controller with Diode Emulation at Light Load
- · Output for Current Drawn from AC Adapter
- · AC Adapter Present Indicator
- Fast Input Current Limit Response
- Input Voltage Range 7V to 25V
- · Support 2, 3 and 4 Cells Battery Pack
- · Up to 17.64V Battery-Voltage Set Point
- · Control Adapter Power Source Select MOSFET
- · Thermal Shutdown
- · Aircraft Power Capable
- · DC Adapter Present Indicator
- · Battery Discharge MOSFET Control
- · Less than 10µA Battery Leakage Current
- · Support Pulse Charging
- · Charge Any Battery Chemistry: Li-lon, NiCd, NiMH, etc
- · Pb-Free Plus Anneal Available (RoHS Compliant)

# **Applications**

- · Notebook, Desknote and Sub-notebook Computers
- · Personal Digital Assistant

# **Pinouts**





# **Absolute Maximum Ratings**

DCIN, CSIP, CSON to GND0.3V to +28V
CSIP-CSIN, CSOP-CSON0.3V to +0.3V
CSIP-SGATE, CSIP-BGATE0.3V to 16V
PHASE to GND
BOOT to GND
BOOT-PHASE, VDD-GND, VDDP-PGND
ACPRN and DCPRN to GND0.3V to 7V
ACSET and DCSET to GND (Note 3)0.3V to VDD+0.3V
ICM, ICOMP, VCOMP to GND0.3V to VDD+0.3V
ACLIM, CHLIM, VREF, CELLS to GND0.3V to VDD+0.3V
EN, VADJ, PGND to GND0.3V to VDD+0.3V
UGATEPHASE-0.3V to BOOT+0.3V
LGATE

### **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
QFN Package (Notes 4, 5)	39	9.5
QSOP Package (Note 4)	80	NA
ESD Classification		Level 2
Junction Temperature Range	10°	'C to +150°C
Operating Temperature Range	10°	°C to +100°C
Storage Temperature	65°	°C to +150°C
Lead Temperature (soldering, 10s)		+300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTES:

- 3. When the voltage across ACSET and DCSET is below 0V, the current through ACSET and DCSET should be limited to less than 1mA.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

### **Electrical Specifications**

DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=DCSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V, BOOT-PHASE=5.0V, GND=PGND=0V,  $C_{VDD}$ =1 $\mu$ F,  $I_{VDD}$ =0mA,  $T_{A}$ =-10°C to +100°C,  $T_{J} \le$  125°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY AND BIAS REGULATOR	· ·			1	1
DCIN Input Voltage Range		7		25	V
DCIN Quiescent Current	EN=VDD or GND, 7V ≤ DCIN ≤ 25V		1.4	3	mA
Battery Leakage Current (Note 6)	DCIN=0, no load		3	10	μA
VDD Output Voltage/Regulation	$7V \le DCIN \le 25V$ , $0 \le I_{VDD} \le 30mA$	4.925	5.075	5.225	V
VDD Undervoltage Lockout Trip Point	VDD Rising	4.0	4.4	4.6	V
	Hysteresis	200	250	400	mV
Reference Output Voltage VREF	0 ≤ I <sub>VREF</sub> ≤ 300μA	2.365	2.39	2.415	V
Battery Charge Voltage Accuracy	CSON=16.8V, CELLS=VDD, VADJ=Float	-0.5		0.5	%
	CSON=12.6V, CELLS=GND, VADJ=Float	-0.5		0.5	%
	CSON=8.4V, CELLS=Float, VADJ=Float	-0.5		0.5	%
	CSON=17.64V, CELLS=VDD, VADJ=VREF	-0.5		0.5	%
	CSON=13.23V, CELLS=GND, VADJ=VREF	-0.5		0.5	%
	CSON=8.82V, CELLS=Float, VADJ=VREF	-0.5		0.5	%
	CSON=15.96V, CELLS=VDD, VADJ=GND	-0.5		0.5	%
	CSON=11.97V, CELLS=GND, VADJ=GND	-0.5		0.5	%
	CSON=7.98V, CELLS=Float, VADJ=GND	-0.5		0.5	%
TRIP POINTS					
ACSET Threshold		1.24	1.26	1.28	V
ACSET Input Bias Current Hysteresis		2.2	3.4	4.4	μΑ
ACSET Input Bias Current	ACSET ≥ 1.26V	2.2	3.4	4.4	μΑ
ACSET Input Bias Current	ACSET < 1.26V	-1	0	1	μA
DCSET Threshold		1.24	1.26	1.28	V

# **Electrical Specifications**

DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=DCSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V, BOOT-PHASE=5.0V, GND=PGND=0V,  $C_{VDD}$ =1 $\mu$ F,  $I_{VDD}$ =0mA,  $T_{A}$ =-10°C to +100°C,  $T_{J} \le$  125°C, unless otherwise noted. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
DCSET Input Bias Current Hysteresis		2.2	3.4	4.4	μA
DCSET Input Bias Current	DCSET ≥ 1.26V	2.2	3.4	4.4	μA
DCSET Input Bias Current	DCSET < 1.26V	-1	0	1	μA
OSCILLATOR					
Frequency		245	300	355	kHz
PWM Ramp Voltage (peak-peak)	CSIP=18V		1.6		V
	CSIP=11V		1		V
SYNCHRONOUS BUCK REGULATOR				1	
Maximum Duty Cycle		97	99	99.6	%
UGATE Pull-up Resistance	BOOT-PHASE=5V, 500mA source current		1.8	3.0	Ω
UGATE Source Current	BOOT-PHASE=5V, BOOT-UGATE=2.5V		1.0		Α
UGATE Pull-down Resistance	BOOT-PHASE=5V, 500mA sink current		1.0	1.8	Ω
UGATE Sink Current	BOOT-PHASE=5V, UGATE-PHASE=2.5V		1.8		Α
LGATE Pull-up Resistance	VDDP-PGND=5V, 500mA source current		1.8	3.0	Ω
LGATE Source Current	VDDP-PGND=5V, VDDP-LGATE=2.5V		1.0		А
LGATE Pull-down Resistance	VDDP-PGND=5V, 500mA sink current		1.0	1.8	Ω
LGATE Sink Current	VDDP-PGND=5V, LGATE=2.5V		1.8		А
CHARGING CURRENT SENSING AMPLIF	IER				
Input Common-Mode Range		0		18	V
Input Offset Voltage	Guaranteed by design	-2.5	0	2.5	mV
Input Bias Current at CSOP	0 < CSOP < 18V		0.25	2	μA
Input Bias Current at CSON	0 < CSON < 18V		75	100	μA
CHLIM Input Voltage Range		0		3.6	V
CSOP to CSON Full-Scale Current Sense	ISL6255: CHLIM=3.3V	157	165	173	mV
Voltage	ISL6255A: CHLIM=3.3V	160	165	170	mV
	ISL6255: CHLIM=2.0V	95	100	105	mV
	ISL6255A: CHLIM=2.0V	97	100	103	mV
	ISL6255: CHLIM=0.2V	5.0	10	15.0	mV
	ISL6255A: CHLIM=0.2V	7.5	10	12.5	mV
CHLIM Input Bias Current	CHLIM=GND or 3.3V, DCIN=0V	-1		1	μA
CHLIM Power-Down Mode Threshold Voltage	CHLIM rising	80	88	95	mV
CHLIM Power-Down Mode Hysteresis Voltage		15	25	40	mV
ADAPTER CURRENT SENSING AMPLIFI	ER				1
Input Common-Mode Range		7		25	V
Input Offset Voltage	Guarantee by design	-2		2	mV
Input Bias Current at CSIP & CSIN Combined	CSIP=CSIN=25V		100	130	μА
Input Bias Current at CSIN	0 < CSIN < DCIN, Guaranteed by design		0.10	1	μA

<u>intersil</u>

# **Electrical Specifications**

DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=DCSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V, BOOT-PHASE=5.0V, GND=PGND=0V,  $C_{VDD}$ =1 $\mu$ F,  $I_{VDD}$ =0mA,  $T_{A}$ =-10°C to +100°C,  $T_{J} \le$  125°C, unless otherwise noted. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ADAPTER CURRENT LIMIT THRESHOLI	D .				
CSIP to CSIN Full-Scale Current Sense	ACLIM=VREF	97	100	103	mV
Voltage	ACLIM=Float	72	75	78	mV
	ACLIM=GND	47	50	53	mV
ACLIM Input Bias Current	ACLIM= VREF	10	16	20	μΑ
	ACLIM=GND	-20	-16	-10	μΑ
VOLTAGE REGULATION ERROR AMPLI	FIER	1	1		
Error Amplifier Transconductance from CSON to VCOMP	CELLS=VDD		30		μ <b>A</b> /V
CURRENT REGULATION ERROR AMPLI	FIER	1	1		
Charging Current Error Amplifier Trans- conductance			50		μ <b>A</b> /V
Adapter Current Error Amplifier Trans- conductance			50		μA/V
BATTERY CELL SELECTOR			!	1	1
CELLS Input Voltage for 4 Cell Select		4.3			V
CELLS Input Voltage for 3 Cell Select				2	V
CELLS Input Voltage for 2 Cell Select		2.1		4.2	V
MOSFET DRIVER					
BGATE Pull-up Current	CSIP-BGATE=3V	10	30	45	mA
BGATE Pull-down Current	CSIP-BGATE=5V	2.7	4.0	5.0	mA
CSIP-BGATE Voltage High		8	9.6	11	V
CSIP-BGATE Voltage Low		50	0	50	mV
DCIN-CSON Threshold for CSIP-BGATE Going High	DCIN=12V, CSON Rising	-100	0	100	mV
DCIN-CSON Threshold Hysteresis		250	300	400	mV
SGATE Pull-up Current	CSIP-SGATE=3V	7	12	15	mA
SGATE Pull-down Current	CSIP-SGATE=5V	50	160	370	μA
CSIP-SGATE Voltage High		8	9	11	V
CSIP-SGATE Voltage Low		-50	0	50	mV
CSIP-CSIN Threshold for CSIP-SGATE Going High		2.5	5.5	10	mV
CSIP-CSIN Threshold Hysteresis		1	2	5	mV
LOGIC INTERFACE					
EN Input Voltage Range		0		VDD	V
EN Threshold Voltage	Rising	1.030	1.06	1.100	V
	Falling	0.985	1.000	1.025	V
	Hysteresis	30	60	90	mV
EN Input Bias Current	EN=2.5V	1.8	2.0	2.2	μA
ACPRN Sink Current	ACPRN=0.4V	3	8	11	mA

# **Electrical Specifications**

DCIN=CSIP=CSIN=18V, CSOP=CSON=12V, ACSET=DCSET=1.5V, ACLIM=VREF, VADJ=Floating, EN=VDD=5V, BOOT-PHASE=5.0V, GND=PGND=0V,  $C_{VDD}$ =1 $\mu$ F,  $I_{VDD}$ =0mA,  $T_A$ =-10°C to +100°C,  $T_{.J} \le 125^{\circ}C$ , unless otherwise noted. (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ACPRN Leakage Current	ACPRN=5V	-0.5		0.5	μΑ
DCPRN Sink Current	DCPRN=0.4V	3	8	11	mA
DCPRN Leakage Current	DCPRN=5V	-0.5		0.5	μA
ICM Output Accuracy	CSIP-CSIN=100mV	-3	0	+3	%
(Vicm=19.9 x (Vcsip-Vcsin))	CSIP-CSIN=75mV	-4	0	+4	%
	CSIP-CSIN=50mV	-5	0	+5	%
Thermal Shutdown Temperature			150		°C
Thermal Shutdown Temperature Hysteresis			25		°C

### NOTE:

# Typical Operating Performance

DCIN=20V, 4S2P Li-Battery, TA=25°C, unless otherwise noted.




FIGURE 1. VDD LOAD REGULATION




FIGURE 2. VREF LOAD REGULATION




FIGURE 3. ICM ACCURACY vs AC ADAPTER CURRENT




FIGURE 4. SYSTEM EFFICIENCY vs CHARGE CURRENT

int<u>ersil</u> FN9203.1 June 17, 2005

<sup>6.</sup> This is the sum of currents in these pins (CSIP, CSIN, BGATE, BOOT, UGATE, PHASE, CSOP, CSON) all tied to 16.8V. No current in pins EN, ACSET, DCSET, VADJ, CELLS, ACLIM, CHLIM.

# **Typical Operating Performance**

DCIN=20V, 4S2P Li-Battery,  $T_A$ =25°C, unless otherwise noted. (Continued)




FIGURE 5. AC & DC ADAPTER DETECTION




FIGURE 6. LOAD TRANSIENT RESPONSE




FIGURE 7. CHARGER ENABLE & SHUTDOWN




FIGURE 8. BATTERY INSERTION AND REMOVAL




FIGURE 9. AC ADAPTER REMOVAL




FIGURE 10. AC ADAPTER INSERTION

intersi FN9203.1 June 17, 2005

# Typical Operating Performance

DCIN=20V, 4S2P Li-Battery, T<sub>A</sub>=25°C, unless otherwise noted. (Continued)




FIGURE 11. SWITCHING WAVEFORMS AT DIODE EMULATION




FIGURE 12. SWITCHING WAVEFORMS IN CC MODE




FIGURE 13. TRICKLE TO FULL-SCALE CHARGING

# Functional Pin Descriptions

## **BOOT**

Connect BOOT to a 0.1µF ceramic capacitor to PHASE pin and connect to the cathode of the bootstrap schottky diode.

#### **UGATE**

UGATE is the high side MOSFET gate drive output.

# **SGATE**

SGATE is the AC adapter power source select output. The SGATE pin drives an external P-MOSFET used to switch to AC adapter as the system power source.

### **BGATE**

Battery power source select output. This pin drives an external P-channel MOSFET used to switch the battery as the system power source. When the voltage at CSON pin is higher than the AC adapter output voltage at DCIN, BGATE is driven to low and selects the battery as the power source.

### **LGATE**

LGATE is the low side MOSFET gate drive output; swing between 0V and VDDP.

#### **PHASE**

The Phase connection pin connects to the high side MOSFET source, output inductor, and low side MOSFET drain.

## CSOP/CSON

CSOP/CSON is the battery charging current sensing positive/negative input. The differential voltage across CSOP and CSON is used to sense the battery charging current, and is compared with the charging current limit threshold to regulate the charging current. The CSON pin is also used as the battery feedback voltage to perform voltage regulation.

## CSIP/CSIN

CSIP/CSIN is the AC adapter current sensing positive/negative input. The differential voltage across CSIP and CSIN is used to sense the AC adapter current, and is compared with the AC adapter current limit to regulate the AC adapter current.

### **GND**

GND is an analog ground.

intersil FN9203.1 June 17, 2005

#### **DCIN**

The DCIN pin is the input of the internal 5V LDO. Connect it to the AC adapter output. Connect DCIN to a  $0.1\mu F$  ceramic capacitor.

### **ACSET**

ACSET is an AC adapter detection input. Connect to a resistor divider from the adapter input.

### **ACPRN**

ACPRN is an AC adapter present open drain output. ACPRN is active low when ACSET is higher than typically 1.26V, and active high when ACSET is lower than typically 1.26V.

### **DCSET**

DCSET is a lower voltage adapter detection input (like aircraft power 15V). This allows to power the system, but not to charge the battery.

### **DCPRN**

DCPRN is a DC adapter present open drain output. DCPRN is active low when DCSET is higher than typically 1.26V, and active high when DCSET is lower than typically 1.26V.

### EN

EN is the Charge Enable input. Connecting EN to high enables the charge control function, connecting EN to low disables charging functions. Use with a thermistor to detect a hot battery and suspend charging.

#### ICM

ICM is the adapter current output. The output of this pin produces a voltage proportional to the adapter current.

#### **PGND**

PGND is the power ground. Connect PGND to the source of the low side MOSFET.

# VDD

VDD is an internal LDO output to supply IC analog circuit. Connect a  $1\mu F$  ceramic capacitor to ground.

#### **VDDP**

VDDP is the supply voltage for the low-side MOSFET gate driver. Connect a  $4.7\Omega$  resistor to VDD and a  $1\mu F$  ceramic capacitor to power ground.

### **ICOMP**

ICOMP is a current loop error amplifier output.

### **VCOMP**

VCOMP is a voltage loop amplifier output.

### **CELLS**

This pin is used to select the battery voltage. CELLS=VDD for a 4S battery pack, CELLS=GND for a 3S battery pack, CELLS=Float for a 2S battery pack.

### **VADJ**

VADJ adjusts battery regulation voltage. VADJ=VREF for 4.2V+5%/cell; VADJ=Floating for 4.2V/cell; VADJ=GND for 4.2V-5%/cell. Connect to a resistor divider to program the desired battery cell voltage between 4.2V-5% and 4.2V+5%.

### **CHLIM**

CHLIM is the battery charge current limit set pin.CHLIM input voltage range is 0.1V to 3.6V. When CHLIM=3.3V, the set point for CSOP-CSON is 165mV. The charger shuts down if CHLIM is forced below 88mV.

### **ACLIM**

ACLIM is the adapter current limit set pin. ACLIM=VREF for 100mV, ACLIM=Floating for 75mV, and ACLIM=GND for 50mV. Connect a resistor divider to program the adapter current limit threshold between 50mV and 100mV.

### **VREF**

VREF is a 2.39V reference output pin. It is internally compensated. Do not connect a decoupling capacitor.




FIGURE 14. FUNCTIONAL BLOCK DIAGRAM




FIGURE 15. ISL6255, ISL6255A TYPICAL APPLICATION CIRCUIT WITH FIXED CHARGING PARAMETERS




FIGURE 16. ISL6255, ISL6255A TYPICAL APPLICATION CIRCUIT WITH μP CONTROL AND AIRCRAFT POWER SUPPORT

FN9203.1 June 17, 2005

# Theory of Operation

### Introduction

The ISL6255, ISL6255A includes all of the functions necessary to charge 2 to 4 cell Li-lon and Li-polymer batteries. A high efficiency synchronous buck converter is used to control the charging voltage and charging current up to 10A. The ISL6255, ISL6255A has input current limiting and analog inputs for setting the charge current and charge voltage; CHLIM inputs are used to control charge current and VADJ inputs are used to control charge voltage.

The ISL6255, ISL6255A charges the battery with constant charge current, set by CHLIM input, until the battery voltage rises up to a programmed charge voltage set by VADJ input; then the charger begins to operate at a constant voltage charge mode. The charger also drives an adapter isolation p-channel MOSFET to efficiently switch in the adapter supply.

ISL6255, ISL6255A is a complete power source selection controller for single battery systems and also aircraft power applications. It drives a battery selector p-channel MOSFET to efficiently select between a single battery and the adapter. It controls the battery discharging MOSFET and switches to the battery when the AC adapter is removed, or, switches to the AC adapter when the AC adapter is inserted for single battery system.

The EN input allows shutdown of the charger through a command from a micro-controller. It also uses EN to safely shutdown the charger when the battery is in extremely hot conditions. The amount of adapter current is reported on the ICM output. Figure 14 shows the IC functional block diagram.

The synchronous buck converter uses external N-channel MOSFETs to convert the input voltage to the required charging current and charging voltage. Figure 15 shows the ISL6255, ISL6255A typical application circuit with charging current and charging voltage fixed at specific values. The typical application circuit shown in Figure 16 shows the ISL6255, ISL6255A typical application circuit which uses a micro-controller to adjust the charging current set by CHLIM input for aircraft power applications. The voltage at CHLIM and the value of R1 sets the charging current. The DC/DC converter generates the control signals to drive two external N-channel MOSFETs to regulate the voltage and current set by the ACLIM, CHLIM, VADJ and CELLS inputs.

The ISL6255, ISL6255A features a voltage regulation loop (VCOMP) and two current regulation loops (ICOMP). The VCOMP voltage regulation loop monitors CSON to ensure that its voltage never exceeds the voltage and regulates the battery charge voltage set by VADJ. The ICOMP current regulation loops regulate the battery charging current delivered to the battery to ensure that it never exceeds the charging current limit set by CHLIM; and the ICOMP current

regulation loops also regulate the input current drawn from the AC adapter to ensure that it never exceeds the input current limit set by ACLIM, and to prevent a system crash and AC adapter overload.

### **PWM Control**

The ISL6255, ISL6255A employs a fixed frequency PWM current mode control architecture with a feed-forward function. The feed-forward function maintains a constant modulator gain of 11 to achieve fast line regulation as the buck input voltage changes. When the battery charge voltage approaches the input voltage, the DC/DC converter operates in dropout mode, where there is a timer to prevent the frequency from dropping into the audible frequency range. It can achieve duty cycle of up to 99.6%.

To prevent boosting of the system bus voltage, the battery charger operates in standard-buck mode when CSOP-CSON drops below 4.25mV. Once in standard-buck mode, hysteresis does not allow synchronous operation of the DC/DC converter until CSOP-CSON rises above 12.5mV.

An adaptive gate drive scheme is used to control the dead time between two switches. The dead time control circuit monitors the LGATE output and prevents the upper side MOSFET from turning on until LGATE is fully off, preventing cross-conduction and shoot-through. In order for the dead time circuit to work properly, there must be a low resistance, low inductance path from the LGATE driver to MOSFET gate, and from the source of MOSFET to PGND. The external Schottky diode is between the VDDP pin and BOOT pin to keep the bootstrap capacitor charged.

## Setting the Battery Regulation Voltage

The ISL6255, ISL6255A uses a high-accuracy trimmed band-gap voltage reference to regulate the battery charging voltage. The VADJ input adjusts the charger output voltage, and the VADJ control voltage can vary from 0 to VREF, providing a 10% adjustment range (from 4.2V-5% to 4.2V+5%) on CSON regulation voltage. An overall voltage accuracy of better than 0.5% is achieved.

The per-cell battery termination voltage is a function of the battery chemistry. Consult the battery manufacturers to determine this voltage.

- Float VADJ to set the battery voltage  $V_{\mbox{CSON}}\mbox{=}4.2\mbox{V}\times\mbox{number of the cells,}$
- Connect VADJ to VREF to set 4.41V × number of cells.
- Connect VADJ to ground to set 3.99V x number of the cells

So, the maximum battery voltage of 17.6V can be achieved. Note that other battery charge voltages can be set by connecting a resistor divider from VREF to ground. The resistor divider should be sized to draw no more than 100µA from VREF; or connect a low impedance voltage source like the D/A converter in the micro-controller. The programmed

13

battery voltage per cell can be determined by the following equation:

$$V_{CELL} = 0.175 V_{VADJ} + 3.99 V$$

Connect CELLS as shown in Table 1 to charge 2, 3 or 4 Litcells. When charging other cell chemistries, use CELLS to select an output voltage range for the charger. The internal error amplifier gm1 maintains voltage regulation. The voltage error amplifier is compensated at VCOMP. The component values shown in Figure 16 provide suitable performance for most applications. Individual compensation of the voltage regulation and current-regulation loops allows for optimal compensation.

**TABLE 1. CELL NUMBER PROGRAMMING** 

CELLS	CELL NUMBER
VDD	4
GND	3
Float	2

# Setting the Battery Charge Current Limit

The CHLIM input sets the maximum charging current. The current set by the current sense-resistor connects between CSOP and CSON. The full-scale differential voltage between CSOP and CSON is 165mV for CHLIM=3.3V, so the maximum charging current is 4.125A for a 40m $\Omega$  sensing resistor. Other battery charge current-sense threshold values can be set by connecting a resistor divider from VREF or 3.3V to ground, or by connecting a low impedance voltage source like a D/A converter in the micro-controller. The charge current limit threshold is given by:

$$I_{CHG} = \frac{165mV}{R_1} \frac{V_{CHLIM}}{3.3V}$$

To set the trickle charge current for the dumb charger, a resistor in series with a switch Q6 (Figure 15) controlled by the micro-controller is connected from CHLIM pin to ground. The trickle charge current is determined by:

$$I_{CHG} = \frac{165mV}{R_1} \frac{V_{CHLIM,trickle}}{3.3V}$$

When the CHLIM voltage is below 88mV (typical), it will disable the battery charge. When choosing the current sensing resistor, note that the voltage drop across the sensing resistor causes further power dissipation, reducing efficiency. However, adjusting CHLIM voltage to reduce the voltage across the current sense resistor R1 will degrade accuracy due to the smaller signal to the input of the current sense amplifier. There is a trade-off between accuracy and power dissipation. A low pass filter is recommended to eliminate switching noise. Connect the resistor to the CSOP pin instead of the CSON pin, as the CSOP pin has lower

bias current and less influence on current-sense accuracy and voltage regulation accuracy.

## Setting the Input Current Limit

The total input current from an AC adapter, or other DC source, is a function of the system supply current and the battery-charging current. The input current regulator limits the input current by reducing the charging current, when the input current exceeds the input current limit set point. System current normally fluctuates as portions of the system are powered up or down. Without input current regulation, the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using the input current limiter, the current capability of the AC adapter can be lowered, reducing system cost.

The ISL6255, ISL6255A limits the battery charge current when the input current-limit threshold is exceeded, ensuring the battery charger does not load down the AC adapter voltage. This constant input current regulation allows the adapter to fully power the system and prevent the AC adapter from overloading and crashing the system bus.

An internal amplifier gm3 compares the voltage between CSIP and CSIN to the input current limit threshold voltage set by ACLIM. Connect ACLIM to REF, Float and GND for the full-scale input current limit threshold voltage of 100mV, 75mV and 50mV, respectively, or use a resistor divider from VREF to ground to set the input current limit as the following equation

$$I_{INPUT} = \frac{1}{R_2} \left( \frac{0.05}{VREF} V_{ACLIM} + 0.050 \right)$$

When choosing the current sense resistor, note that the voltage drop across this resistor causes further power dissipation, reducing efficiency. The AC adapter current sense accuracy is very important. Use a 1% tolerance current-sense resistor. The highest accuracy of ±3% is achieved with 100mV current-sense threshold voltage for ACLIM=VREF, but it has the highest power dissipation. For example, it has 400mW power dissipation for rated 4A AC adapter and 1W sensing resistor may have to be used. ±4% and ±6% accuracy can be achieved with 75mV and 50mV current-sense threshold voltage for ACLIM=Floating and ACLIM=GND, respectively.

A low pass filter is suggested to eliminate the switching noise. Connect the resistor to CSIN pin instead of CSIP pin because CSIN pin has lower bias current and less influence on the current-sense accuracy.

### AC Adapter Detection

Connect the AC adapter voltage through a resistor divider to ACSET to detect when AC power is available, as shown in Figure 15. ACPRN is an open-drain output and is high when

intersil FN9203.1

ACSET is less than V<sub>th.rise</sub>, and active low when ACSET is above V<sub>th.fall</sub>. V<sub>th.rise</sub> and V<sub>th.fall</sub> are given by:

$$V_{th,rise} = \left(\frac{R_8}{R_9} + 1\right) \bullet V_{ACSET}$$

$$V_{th,fall} = \left(\frac{R_8}{R_9} + 1\right) \bullet V_{ACSET} - I_{hys}R_8$$

Where I<sub>hvs</sub> is the ACSET input bias current hysteresis and V<sub>ACSET</sub> = 1.24V (min), 1.26V (typ.) and 1.28V (max.). The hysteresis is  $I_{hvs}R_8$ , where  $I_{hvs}$ =2.2 $\mu$ A (min.), 3.4 $\mu$ A (typ.) and 4.4µA (max.)

## **DC Adapter Detection**

Connect the DC adapter voltage like aircraft power through a resistor divider to DCSET to detect when DC power is available, as shown in Figure 16. DCPRN is an open-drain output and is high when DCSET is less than V<sub>th.rise</sub>, and active low when DCSET is above V<sub>th fall</sub>. V<sub>th rise</sub> and V<sub>th fall</sub> are given by:

$$V_{th, \, rise} = \left(\frac{R_{14}}{R_{15}} + 1\right) \bullet V_{DCSET}$$

$$V_{th, fall} = \left(\frac{R_{14}}{R_{15}} + 1\right) \bullet V_{DCSET} - I_{hys}R_{14}$$

Where I<sub>hys</sub> is the DCSET input bias current hysteresis and V<sub>DCSET</sub>=1.24V (min), 1.26V (typ.) and 1.28V (max.). The hysteresis is  $I_{hvs}R14$ , where  $I_{hvs}$ =2.2 $\mu$ A (min.), 3.4 $\mu$ A (typ.) and 4.4µA (max.)

## **Current Measurement**

Use ICM to monitor the input current being sensed across CSIP and CSIN. The output voltage range is 0 to 2.5V. The voltage of ICM is proportional to the voltage drop across CSIP and CSIN, and is given by the following equation:

$$ICM = 19.9 \bullet I_{INPLIT} \bullet R_2$$

where I<sub>INPLIT</sub> is the DC current drawn from the AC adapter. ICM has ±3% accuracy. It is recommended to have an RC filter at the ICM output for minimizing the switching noise.

### LDO Regulator

VDD provides a 5.0V supply voltage from the internal LDO regulator from DCIN and can deliver up to 30mA of current. The MOSFET drivers are powered by VDDP, which must be connected to VDDP as shown in Figure 15. VDDP connects to VDD through an external low pass filter. Bypass VDDP and VDD with a 1µF capacitor.

### Shutdown

The ISL6255, ISL6255A features a low-power shutdown mode. Driving EN low shuts down the ISL6255, ISL6255A. In shutdown, the DC/DC converter is disabled, and VCOMP

15

and ICOMP are pulled to ground. The ICM, ACPRN and DCPRN outputs continue to function.

EN can be driven by a thermistor to allow automatic shutdown of the ISL6255, ISL6255A when the battery pack is hot. Often a NTC thermistor is included inside the battery pack to measure its temperature. When connected to the charger, the thermistor forms a voltage divider with a resistive pull-up to the VREF. The threshold voltage of EN is 1.0V with 60mV hysteresis. The thermistor can be selected to have a resistance vs temperature characteristic that abruptly decreases above a critical temperature. This arrangement automatically shuts down the ISL6255. ISL6255A when the battery pack is above a critical temperature.

Another method for inhibiting charging is to force CHLIM below 85mV (Typ.).

## Supply Isolation

If the voltage across the adapter sense resistor R2 is typically greater than 8.5mV, the p-channel MOSFET controlled by SGATE is turned on reducing the power dissipation. If the voltage across the adapter sense resistor R2 is less than 5.5mV, SGATE turns off the p-channel MOSFET isolating the adapter from the system bus.

# **Battery Power Source Selection and Aircraft Power Application**

The battery voltage is monitored by CSON. If the battery voltage measured on CSON is less than the adapter voltage measured on DCIN, then the p-channel MOSFET controlled by BGATE turns off. If it is greater, then BGATE turns on the battery discharge p-channel MOSFET to minimize the power loss. In the meantime, it also disables charging function and turns off the AC adapter isolation p-channel MOSFET controlled by SGATE. If designing for airplane power, DCSET is tied to a resistor divider sensing the adapter voltage. When a user is plugged into the 15V airplane supply and the battery voltage is lower than 15V, the MOSFET driven by BGATE (See Figure 16) is turned off and keeps the battery from supplying the system bus. The comparator looking at CSON and DCIN has 300mV of hysteresis to avoid chattering. It supports only 3S and 2S for DC aircraft power applications.

### Short Circuit Protection and 0V Battery Charging

Since the battery charger will regulate the charge current to the limit set by CHLIM, it automatically has short circuit protection and is able to provide the charge current to wake up an extremely discharged battery.

### **Over Temperature Protection**

If the die temp exceeds 150°C, it stops charging. Once the die temp drops below 1250°C, charging will start up again.

# Application Information

The following battery charger design refers to the typical application circuit in Figure 15, where typical battery configuration of 4S2P is used. This section describes how to select the external components including the inductor, input and output capacitors, switching MOSFETs, and current sensing resistors.

### **Inductor Selection**

The inductor selection has trade-offs between cost, size and efficiency. For example, the lower the inductance, the smaller the size, but ripple current is higher. This also results in higher AC losses in the magnetic core and the windings, which decrease the system efficiency. On the other hand, the higher inductance results in lower ripple current and smaller output filter capacitors, but it has higher DCR (DC resistance of the inductor) loss, and has slower transient response. So, the practical inductor design is based on the inductor ripple current being ±(15-20)% of the maximum operating DC current at maximum input voltage. The required inductance can be calculated from:

$$L = \frac{V_{IN,MAX} - V_{BAT}}{\Delta I_L} \frac{V_{BAT}}{V_{IN,MAX} f_s}$$

Where  $V_{IN,MAX}$ ,  $V_{BAT}$ , and  $f_{S}$  are the maximum input voltage, battery voltage and switching frequency, respectively. The inductor ripple current  $\Delta I$  is found from:

$$\Delta I_L = 30\% \cdot I_{BAT.MAX}$$

where the maximum peak-to-peak ripple current is 30% of the maximum charge current is used.

For V<sub>IN,MAX</sub>=19V, V<sub>BAT</sub>=16.8V, I<sub>BAT,MAX</sub>=2.6A, and f<sub>S</sub>=300kHz, the calculated inductance is  $8.3\mu\text{H}$ . Choosing the closest standard value gives L=10 $\mu\text{H}$ . Ferrite cores are often the best choice since they are optimized at 300kHz to 600kHz operation with low core loss. The core must be large enough not to saturate at the peak inductor current I<sub>Peak</sub>:

$$I_{Peak} = I_{BAT,MAX} + \frac{1}{2} \Delta I_{L}$$

## **Output Capacitor Selection**

The output capacitor in parallel with the battery is used to absorb the high frequency switching ripple current and smooth the output voltage. The RMS value of the output ripple current I<sub>rms</sub> is given by:

$$I_{RMS} = \frac{V_{IN,MAX}}{\sqrt{12} L f_s} D (1 - D)$$

where the duty cycle D is the ratio of the output voltage (battery voltage) over the input voltage for continuous conduction mode which is typical operation for the battery charger. During the battery charge period, the output voltage varies from its initial battery voltage to the rated battery voltage. So, the duty cycle change can be in the range of between 0.5 and 0.88 for the minimum battery voltage of

10V (2.5V/Cell) and the maximum battery voltage of 16.8V. The maximum RMS value of the output ripple current occurs at the duty cycle of 0.5 and is expressed as:

$$I_{RMS} = \frac{V_{IN,MAX}}{4\sqrt{12} L f_s}$$

For  $V_{IN,MAX}$ =19V, L=10H, and  $f_s$ =300kHz, the maximum RMS current is 0.46A. A typical 10µF ceramic capacitor is a good choice to absorb this current and also has very small size. The tantalum capacitor has a known failure mechanism when subjected to high surge current.

EMI considerations usually make it desirable to minimize ripple current in the battery leads. Beads may be added in series with the battery pack to increase the battery impedance at 300kHz switching frequency. Switching ripple current splits between the battery and the output capacitor depending on the ESR of the output capacitor and battery impedance. If the ESR of the output capacitor is  $10 m\Omega$  and battery impedance is raised to  $2\Omega$  with a bead, then only 0.5% of the ripple current will flow in the battery.

### MOSFET Selection

The Notebook battery charger synchronous buck converter has the input voltage from the AC adapter output. The maximum AC adapter output voltage does not exceed 25V. Therefore, 30V logic MOSFET should be used.

The high side MOSFET must be able to dissipate the conduction losses plus the switching losses. For the battery charger application, the input voltage of the synchronous buck converter is equal to the AC adapter output voltage, which is relatively constant. The maximum efficiency is achieved by selecting a high side MOSFET that has the conduction losses equal to the switching losses. Ensure that ISL6255, ISL6255A LGATE gate driver can supply sufficient gate current to prevent it from conduction, which is due to the injected current into the drain-to-source parasitic capacitor (Miller capacitor C<sub>gd</sub>), and caused by the voltage rising rate at phase node at the time instant of the high-side MOSFET turning on; otherwise, cross-conduction problems may occur. Reasonably slowing turn-on speed of the highside MOSFET by connecting a resistor between the BOOT pin and gate drive supply source, and the high sink current capability of the low-side MOSFET gate driver help reduce the possibility of cross-conduction.

For the high-side MOSFET, the worst-case conduction losses occur at the minimum input voltage:

$$P_{Q1,Conduction} = \frac{V_{OUT}}{V_{IN}} I_{BAT}^2 R_{DSON}$$

The optimum efficiency occurs when the switching losses equal the conduction losses. However, it is difficult to calculate the switching losses in the high-side MOSFET since it must allow for difficult-to-quantify factors that influence the turn-on and turn-off times. These factors

include the MOSFET internal gate resistance, gate charge, threshold voltage, stray inductance, pull-up and pull-down resistance of the gate driver. The following switching loss calculation provides a rough estimate.

$$P_{Q1,Switching} = \frac{1}{2} V_{IN} I_{LV} f_s \frac{Q_{gd}}{I_{g,source}} + \frac{1}{2} V_{IN} I_{LP} f_s \frac{Q_{gd}}{I_{g,sin\,k}} + Q_{rr} V_{IN} f_s$$

Where  $Q_{gd}$ : drain-to-gate charge,  $Q_{rr}$ : total reverse recovery charge of the body-diode in low side MOSFET,  $I_{LV}$ : inductor valley current,  $I_{LP}$ : Inductor peak current,  $I_{g,sink}$  and  $I_{g,source}$  are the peak gate-drive source/sink current of Q1, respectively.

To achieve low switching losses, it requires low drain-to-gate charge  $Q_{gd}$ . Generally, the lower the drain-to-gate charge, the higher the on-resistance. Therefore, there is a trade-off between the on-resistance and drain-to-gate charge. Good MOSFET selection is based on the Figure of Merit (FOM), which is a product of the total gate charge and on-resistance. Usually, the smaller the value of FOM, the higher the efficiency for the same application.

For the low-side MOSFET, the worst-case power dissipation occurs at minimum battery voltage and maximum input voltage:

$$P_{Q2} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) I_{BAT}^2 R_{DSON}$$

Choose a low-side MOSFET that has the lowest possible on-resistance with a moderate-sized package like the SO-8 and is reasonably priced. The switching losses are not an issue for the low side MOSFET because it operates at zero-voltage-switching.

Choose a Schottky diode in parallel with low-side MOSFET Q2 with a forward voltage drop low enough to prevent the low-side MOSFET Q2 body-diode from turning on during the dead time. This also reduces the power loss in the high-side MOSFET associated with the reverse recovery of the low-side MOSFET Q2 body diode.

As a general rule, select a diode with DC current rating equal to one-third of the load current. One option is to choose a combined MOSFET with the Schottky diode in a single package. The integrated packages may work better in practice because there is less stray inductance due to a short connection. This Schottky diode is optional and may be removed if efficiency loss can be tolerated. In addition, ensure that the required total gate drive current for the selected MOSFETs should be less than 24mA. So, the total gate charge for the high-side and low-side MOSFETs is limited by the following equation:

$$Q_{GATE} \leq \frac{I_{GATE}}{f_{s}}$$

Where  $I_{GATE}$  is the total gate drive current and should be less than 24mA. Substituting  $I_{GATE}$ =24mA and  $f_s$ =300kHz into the previous equation yields that the total gate charge should be less than 80nC. Therefore, the ISL6255, ISL6255A easily drives the battery charge current up to 8A.

## Input Capacitor Selection

The input capacitor absorbs the ripple current from the synchronous buck converter, which is given by:

$$I_{rms} = I_{BAT} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

This RMS ripple current must be smaller than the rated RMS current in the capacitor datasheet. Non-tantalum chemistries (ceramic, aluminum, or OSCON) are preferred due to their resistance to power-up surge currents when the AC adapter is plugged into the battery charger. For Notebook battery charger applications, it is recommend that ceramic capacitors or polymer capacitors from Sanyo be used due to their small size and reasonable cost.

Table 2 shows the component lists for the typical application circuit in Figure 15.

**TABLE 2. COMPONENT LIST** 

PARTS	PART NUMBERS AND MANUFACTURER
C1, C10	10μF/25V ceramic capacitor, Taiyo Yuden TMK325 MJ106MY X5R (3.2x2.5x1.9mm)
C2, C4, C8	0.1μF/50V ceramic capacitor
C3, C7, C9	1μF/10V ceramic capacitor, Taiyo Yuden LMK212BJ105MG
C5	10nF ceramic capacitor
C6	6.8nF ceramic capacitor
C11	3300pF ceramic capacitor
D1	30V/3A Schottky diode, EC31QS03L (optional)
D2	100mA/30V Schottky Diode, Central Semiconductor
L	10μH/3.8A/26m $\Omega$ , Sumida, CDRH104R-100
Q1, Q2	30V/35mΩ, FDS6912A, Fairchild
Q3, Q4	-30V/30mΩ, SI4835BDY, Siliconix
Q5	Signal P-channel MOSFET, NDS352AP
Q6	Signal N-channel MOSFET, 2N7002
R1	40mΩ, ±1%, LRC-LR2512-01-R040-F, IRC
R2	20mΩ, ±1%, LRC-LR2010-01-R020-F, IRC
R3	18Ω, ±5%, (0805)
R4	2.2Ω, ±5%, (0805)
R5	100kΩ, ±5%, (0805)
R6	10K, ±5%, (0805)
R7	100Ω, ±5%, (0805)
R8, R11	130K, ±1%, (0805)

TABLE 2. COMPONENT LIST (Continued)

PARTS	PART NUMBERS AND MANUFACTURER
R9	10.2kΩ, ±1%, (0805)
R10	4.7Ω, ±5%, (0805)
R12	20kΩ, ±1%, (0805)
R13	1.87kΩ, ±1%, (0805)

## **Loop Compensation Design**

ISL6255, ISL6255A uses a constant frequency current mode control architecture to achieve fast loop transient response. Accurate current sensing resistors in series with the output inductor is used to regulate the charge current, and the sensed current signal is injected into the voltage loop to achieve current mode control to simplify the loop compensation design. The inductor is not considered as a state variable for current mode control and the system becomes a single order system. It is much easier to design a compensator to stabilize the voltage loop than voltage mode control. Figure 17 shows the small signal model of the synchronous buck regulator.

# PWM Comparator Gain $F_m$ :

The PWM comparator gain Fm for peak current mode control is given by:

$$F_{m} = \frac{\hat{d}}{\hat{v}_{comp}} = \frac{1}{V_{PWM}}$$

Where  $V_{\mbox{PWM}}$  is the peak-peak voltage of the PWM ramp signal.

# Current Sampling Transfer Function H<sub>e</sub>(S):

In current loop, the current signal is sampled every switching cycle. It has the following transfer function:

$$H_{e}(S) = \frac{S^{2}}{\omega_{n}^{2}} + \frac{S}{\omega_{n}Q_{n}} + 1$$

where  $Q_n$  and  $\omega_n$  are given by  $Q_n = -\frac{2}{\pi}$ ,  $\omega_n = \pi f_s$ , respectively.

# Power Stage Transfer Functions

Transfer function  $F_1(S)$  from control to output voltage is:

$$\begin{split} F_1(S) &= \frac{\hat{v}_o}{\hat{d}} = V_{in} \, \frac{1 + \frac{S}{\omega_{esr}}}{\frac{S^2}{\omega_o^2} + \frac{S}{\omega_o Q_p} + 1} \\ \text{Where } \omega_{esr} &= \frac{1}{R_c C_o}, \; Q_p \approx R_o \sqrt{\frac{C_o}{L}} \;, \; \omega_o = \frac{1}{\sqrt{LC_o}} \end{split}$$

Transfer function  $F_2(S)$  from control to inductor current is:

$$F_2(S) = \frac{\hat{i}_L}{\hat{d}} = \frac{V_{in}}{R_o + R_L} \frac{1 + \frac{S}{\omega_z}}{\frac{S^2}{\omega_o^2} + \frac{S}{\omega_o Q_p} + 1}, \text{ where } \omega_z \approx \frac{1}{R_o C_o}.$$

Current loop gain  $T_i(S)$  is expressed as the following equation:

$$T_i(S) = R_T F_m F_2(S) H_e(S)$$

where  $R_T$  is the trans-resistance in current loop.  $R_T$  is usually equal to the product of the current sensing resistance of the current amplifier. For ISL6255, ISL6255A,  $R_T$ =20 $R_1$ .

The voltage gain with open current loop is:

$$T_{v}(S) = KF_{m}F_{1}(S)A_{v}(S)$$

Where  $K = \frac{V_{FB}}{V_O}$ ,  $V_{FB}$  is the feedback voltage of the voltage error amplifier. The Voltage loop gain with current loop closed is given by:

$$L_{V}(S) = \frac{T_{V}(S)}{1 + T_{i}(S)}$$

If  $T_i(S) >> 1$ , then it can be simplified as follows:

$$L_{V}(S) = \frac{V_{FB}}{V_{o}} \frac{R_{o} + R_{L}}{R_{T}} \frac{1 + \frac{S}{\omega_{esr}}}{1 + \frac{S}{\omega_{p}}} \frac{A_{V}(S)}{H_{e}(S)} \omega_{p} \approx \frac{1}{R_{o}C_{o}}$$

From the above equation, it is shown that the system is a single order system, which has a single pole located at  $\omega_p$  before the half switching frequency. Therefore, simple type II compensator can be easily used to stabilize the system.

Figure 17 shows the voltage loop compensator, and its transfer function is expressed as follows




FIGURE 17. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR




FIGURE 18. VOLTAGE LOOP COMPENSATOR

$$A_{V}(S) = \frac{\hat{v}_{comp}}{\hat{v}_{FB}} = g_{m} \frac{1 + \frac{S}{\omega_{cz}}}{SC_{1}}$$

where  $\omega_{cz} = \frac{1}{R_1 C_1}$ ,

Compensator design goal:

- · High DC gain
- Loop bandwidth  $f_C$ :  $\left(\frac{1}{5} \frac{1}{20}\right) f_S$
- Gain margin: >10dB
- · Phase margin: 40°

The compensator design procedure is as follows:

1. Put compensator zero at

$$\omega_{CZ} = (1-3)\frac{1}{R_0C_0}$$

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either esr zero frequency or half switching frequency, whichever is lower.

The loop gain  $T_V(S)$  at cross over frequency of  $f_C$  has unity gain. Therefore, the compensator resistance  $R_1$  is determined by:

$$R_1 = \frac{2\pi f_c V_o C_o R_T}{g_m V_{FB}}$$

where  $g_m$  is the trans-conductance of the voltage loop error amplifier. Compensator capacitor C1 is then given by:

$$C_1 = \frac{1}{R_1 \, \omega_{cz}}$$

Example: V<sub>in</sub>=20V, V<sub>o</sub>=16.8V, I<sub>o</sub>=2.6A, f<sub>s</sub>=300kHz, C<sub>o</sub>=10μF/10mΩ, L=10μH, g<sub>m</sub>=250μs, R<sub>T</sub>=0.2Ω, V<sub>FB</sub>=2.1V, V<sub>PWM</sub>=V<sub>IN</sub>/11, f<sub>c</sub>=25kHz, then compensator resistance R<sub>1</sub>=10kΩ. Put the compensator zero at 1.5kHz. The compensator capacitor C<sub>1</sub> is C<sub>1</sub>=9.2nF. Therefore, choose voltage loop compensator: R<sub>1</sub>=10K, C<sub>1</sub>=10nF.

# **PCB Layout Considerations**

# Power and Signal Layers Placement on the PCB

As a general rule, power layers should be close together, either on the top or bottom of the board, with signal layers on the opposite side of the board. As an example, layer arrangement on a 4-layer board is shown below:

- 1. Top Layer: signal lines, or half board for signal lines and the other half board for power lines
- 2. Signal Ground
- 3. Power Layers: Power Ground
- Bottom Layer: Power MOSFET, Inductors and other Power traces

Separate the power voltage and current flowing path from the control and logic level signal path. The controller IC will stay on the signal layer, which is isolated by the signal ground to the power signal traces.

## Component Placement

The power MOSFET should be close to the IC so that the gate drive signal, the LGATE, UGATE, PHASE, and BOOT, traces can be short.

Place the components in such a way that the area under the IC has less noise traces with high dv/dt and di/dt, such as gate signals and phase node signals.

# Signal Ground and Power Ground Connection

At minimum, a reasonably large area of copper, which will shield other noise couplings through the IC, should be used as signal ground beneath the IC. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each side, where there is little noise; a noisy trace beneath the IC is not recommended.

### GND and VDD Pin

At least one high quality ceramic decoupling cap should be used to cross these two pins. The decoupling cap can be put close to the IC.

### **LGATE Pin**

This is the gate drive signal for the bottom MOSFET of the buck converter. The signal going through this trace has both high dv/dt and high di/dt, and the peak charging and discharging current is very high. These two traces should be short, wide, and away from other traces. There should be no other traces in parallel with these traces on any layer.

### **PGND Pin**

PGND pin should be laid out to the negative side of the relevant output cap with separate traces. The negative side of the output capacitor must be close to the source node of the bottom MOSFET. This trace is the return path of LGATE.

### **PHASE Pin**

This trace should be short, and positioned away from other weak signal traces. This node has a very high dv/dt with a voltage swing from the input voltage to ground. No trace should be in parallel with it. This trace is also the return path for UGATE. Connect this pin to the high-side MOSFET source.

#### **UGATE Pin**

This pin has a square shape waveform with high dv/dt. It provides the gate drive current to charge and discharge the top MOSFET with high di/dt. This trace should be wide, short, and away from other traces similar to the LGATE.

### **BOOT Pin**

This pin's di/dt is as high as the UGATE; therefore, this trace should be as short as possible.

### CSOP, CSON Pins

The current sense resistor connects to the CSON and the CSOP pins through a low pass filter. The CSON pin is also used as the battery voltage feedback. The traces should be away from the high dv/dt and di/di pins like PHASE, BOOT pins. In general, the current sense resistor should be close to the IC. Other layout arrangements should be adjusted accordingly.

### **EN Pin**

This pin stays high at enable mode and low at idle mode and is relatively robust. Enable signals should refer to the signal ground.

### **DCIN Pin**

This pin connects to AC adapter output voltage, and should be less noise sensitive.

## Copper Size for the Phase Node

The capacitance of PHASE should be kept very low to minimize ringing. It would be best to limit the size of the PHASE node copper in strict accordance with the current and thermal management of the application.


## Identify the Power and Signal Ground

The input and output capacitors of the converters, the source terminal of the bottom switching MOSFET PGND should connect to the power ground. The other components should connect to signal ground. Signal and power ground are tied together at one point.

## Clamping Capacitor for Switching MOSFET

It is recommended that ceramic caps be used closely connected to the drain of the high-side MOSFET, and the source of the low-side MOSFET. This capacitor reduces the noise and the power loss of the MOSFET.

# Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L28.5x5
28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220VHHD-1 ISSUE I)


SYMBOL	MIN	MIN NOMINAL		NOTES		
А	0.80	0.90	1.00	-		
A1	-	0.02	0.05	-		
A2	-	0.65	1.00	9		
А3		0.20 REF		9		
b	0.18	0.25	0.30	5,8		
D		5.00 BSC		-		
D1		4.75 BSC		9		
D2	2.95	3.10	3.25	7,8		
Е		-				
E1		4.75 BSC				
E2	2.95	2.95 3.10 3.25				
е		0.50 BSC				
k	0.20	-	-	-		
L	0.50	0.50 0.60 0.75		8		
N		2				
Nd		3				
Ne		7				
Р	-	-	9			
θ	-	-	12	9		

Rev. 1 11/04

### NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Features and dimensions A2, A3, D1, E1, P &  $\theta$  are present when Anvil singulation method is used and not present for saw singulation.

# Shrink Small Outline Plastic Packages (SSOP) Quarter Size Outline Plastic Packages (QSOP)



### NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm (0.004 inch) total in excess of "B" dimension at maximum material condition.
- 10. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

M28.15
28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE (0.150" WIDE BODY)

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.053	0.069	1.35	1.75	-
A1	0.004	0.010	0.10	0.25	-
A2	-	0.061	-	1.54	-
В	0.008	0.012	0.20	0.30	9
С	0.007	0.010	0.18	0.25	-
D	0.386	0.394	9.81	10.00	3
Е	0.150	0.157	3.81	3.98	4
е	0.025 BSC		0.635	BSC	-
Н	0.228	0.244	5.80	6.19	-
h	0.0099	0.0196	0.26	0.49	5
L	0.016	0.050	0.41	1.27	6
N	2	8	28		7
α	0°	8°	0°	8°	-

Rev. 1 6/04

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com