SLLS018D – JUNE 1986 – REVISED MAY 1995

SUITABLE FOR IEEE STANDARD 488-1978 (GPIB)[†]

- 8-Channel Bidirectional Transceivers
- High-Speed Advanced Low-Power Schottky (ALS) Circuitry
- Low Power Dissipation: SN55ALS160...56 mW Max Per Channel SN75ALS160...46 mW Max Per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis: SN55ALS160...550 mV Typ SN75ALS160...650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down (V_{CC} = 0)
- Power-Up/Power-Down Protection (Glitch Free)

description

The SN55ALS160 and SN75ALS160 eightchannel general-purpose interface bus transceivers are monolithic, high-speed, advanced low-power Schottky (ALS) devices designed for two-way data communications over single-ended transmission lines. They are designed to meet the requirements of IEEE Standard 488-1978. The transceivers feature driver outputs that can be operated in either the







passive-pullup or 3-state mode. If talk enable (TE) is high, these ports have the characteristics of passive-pullup outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 mA of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when $V_{CC} = 0$. When combined with the SN55ALS161, SN75ALS161, or SN75ALS162 bus management transceiver, the pair provides the complete 16-wire interface for the IEEE-488 bus.

The SN55ALS160 is characterized for operation from –55°C to 125°C. The SN75ALS160 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†] The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet. Certain limits contained in the IEEE specification are not met or cannot be tested over the entire military temperature range.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SLLS018D - JUNE 1986 - REVISED MAY 1995

Function 7	Fables
------------	---------------

	INPUTS		OUTPUT
D	TE	PE	В
Н	Н	Н	Н
L	Н	Х	L
н	Х	L	Z‡
Х	L	Х	

EACH RECEIVER

	INPUTS					
В	TE	PE	D			
L	L	Х	L			
н	L	Х	н			
Х	Н	Х	Z			

H = high level, L = low level, X = irrelevant, Z = high-impedance state

[†]This is the high-impedance state of a normal 3-state output modified by the internal resistors to V_{CC} and GND.

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

 \bigtriangledown Designates 3-state outputs

Designates open-collector outputs with passive pullup

logic diagram (positive logic)





SLLS018D - JUNE 1986 - REVISED MAY 1995

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) Input voltage, V _I Low-level driver output current, I _{OI}	5.5 V
Continuous total dissipation	
Operating free-air temperature range, T _A : SN55ALS160	–55°C to 125°C
SN75ALS160	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Case temperature for 60 seconds, T _C : FK package	
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N	
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J or W p	backage 300°C

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	—
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	—
W	1000 mW	8.0 mW/°C	640 mW	200 mW



SLLS018D – JUNE 1986 – REVISED MAY 1995

SN55ALS160 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
	TE and PE at $T_A = -55^{\circ}C$ to $125^{\circ}C$	2			
High-level input voltage, V _{IH}	Bus and terminal at $T_A = 25^{\circ}C$ to $125^{\circ}C$	2			V
	Bus and terminal at $T_A = -55^{\circ}C$	2.1			
	TE and PE at $T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8	
High-level input voltage, V_{IH} Bus and terminal at $T_A = 25^{\circ}C$ to $125^{\circ}C$ Bus and terminal at $T_A = -55^{\circ}C$ Bus and terminal at $T_A = -55^{\circ}C$ Low-level input voltage, V_{IL} TE and PE at $T_A = -55^{\circ}C$ to $125^{\circ}C$ Bus and terminal at $T_A = 25^{\circ}C$ to $-55^{\circ}C$ Bus and terminal at $T_A = 125^{\circ}C$ High-level output current, I_{OH} Bus ports with pullups active ($V_{CC} = 5 V$) Low-level output current, I_{OH} Bus ports	Bus and terminal at $T_A = 25^{\circ}C$ to $-55^{\circ}C$			0.8	V
			0.7		
Ligh lovel output output	Bus ports with pullups active ($V_{CC} = 5 V$)			- 5.2	mA
High-level output current, IOH	Terminal ports	erminal at $T_A = -55^{\circ}C$ 2.1 E at $T_A = -55^{\circ}C$ to $125^{\circ}C$ 0.8 erminal at $T_A = 25^{\circ}C$ to $-55^{\circ}C$ 0.8 erminal at $T_A = 125^{\circ}C$ 0.7 with pullups active ($V_{CC} = 5 V$) -5.2 ports -800 48 m	μΑ		
	Bus ports			48	m A
Low-level output cuttent, IOL	Terminal ports			16	ШA
Operating free-air temperature, TA		-55		125	°C

SN75ALS160 recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, VCC		4.75	5	5.25	V	
High-level input voltage, VIH		2		V		
Low-level input voltage, VIL				0.8	V	
I Pade Jacob and and an investigation	Bus ports with pullups active			- 5.2	mA	
High-level output current, IOH	Terminal ports			- 800	μA	
	Bus ports			48	A	
Low-level output current, IOL	Terminal ports			16	mA	
Operating free-air temperature, T_A		0		70 °C		



	DADAMETED		TEST CONDITIONS [†]		SN55ALS160			SN75ALS160			
	PARAMETER		IE:	ST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage		II = -18 mA,	$V_{CC} = MIN$		- 0.8	- 1.5		- 0.8	- 1.5	V
		Bus						0.4	0.65		
V _{hys}	Hysteresis voltage (VIT+ - VIT-)	Bus	$V_{CC} = 5 V,$	$T_A = -55^{\circ}C$ and $25^{\circ}C$	0.4	0.55					V
		Bus	V _{CC} = 5 V,	$T_A = 125^{\circ}C$	0.25						
V 8	High-level output voltage	Terminal	I _{OH} = - 800 μA,	TE at 0.8 V, $V_{CC} = MIN$	2.7	3.5		2.7	3.5		v
Vон§	riigh-level output voltage	Bus	I _{OH} = - 5.2 mA,	PE and TE at 2 V, $V_{CC} = MIN$	2.5	3.3		2.5	3.3		v
VOL	Low-level output voltage	Terminal	I _{OL} = 16 mA,	TE at 0.8 V, $V_{CC} = MIN$		0.3	0.5		0.3	0.5	V
VOL	Low-level output voltage	Bus	I _{OL} = 48 mA,	TE at 2 V, $V_{CC} = MIN$		0.35	0.5		0.35	0.5	v
lı	Input current at maximum input voltage	Terminal	V _I = 5.5 V,	$V_{CC} = MAX$		0.2	100		0.2	100	μΑ
Ι _Η	High-level input current	Terminal,	V _I = 2.7 V,	$V_{I} = 2.7 V$, $V_{CC} = MAX$		0.1	20		0.1	20	μΑ
Ι _Ι Γ	Low-level input current	PE, or TE	V _I = 0.5 V,	$V_{CC} = MAX$		-30	-100		-10	-100	μΑ
	Voltage at bus port		Driver disabled,	$I_{I(bus)} = 0$	2.5	3	3.7	2.5	3	3.7	, v
VI/O(bus)	voltage at bus port		V _{CC} = 5 V (SN55')	$I_{I(bus)} = -12 \text{ mA}$			-1.5			-1.5	v
				$V_{I(bus)} = -1.5 V \text{ to } 0.4 V$	-1.3			-1.3			
				V _{I(bus)} = 0.4 V to 2.5 V	0		- 3.2	0		- 3.2	3.2
II/O(bus)	Current into bus port	Power on	Driver disabled, V _{CC} = 5 V (SN55')	$V_{I(bus)}$ = 2.5 V to 3.7 V			2.5 - 3.2			2.5 - 3.2	mA
				V _{I(bus)} = 3.7 V to 5 V	0		2.5	0		2.5	
				$V_{I(bus)} = 5 V \text{ to } 5.5 V$	0.7		2.5	0.7		2.5	
		Power off	$V_{CC} = 0$	$V_{I(bus)} = 0$ to 2.5 V			40			40	μΑ
	Short-circuit output current	Terminal	$V_{CC} = MAX$		- 15	- 35	- 75	- 15	- 35	- 75	mA
los		Bus	V _{CC} = MAX		- 25	- 50	- 125	- 25	- 50	- 125	
lcc	Supply current		No load,	Terminal outputs low and enabled		42	56		42	65	mA
			$V_{CC} = MAX$	Bus outputs low and enabled		52	85		52	80	
CI/O(bus)	Bus-port capacitance		$V_{CC} = 0$ to 5 V,	$V_{I/O} = 0$ to 2 V, $f = 1$ MHz		30			30		pF

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. [§] V_{OH} applies to 3-state outputs only.

SLLS018D - JUNE 1986 - REVISED MAY 1995

POST OFFICE BOX 655303• DALLAS, TEXAS 75265

SLLS018D - JUNE 1986 - REVISED MAY 1995

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A †	MIN	түр‡	МАХ	UNIT				
^t PLH	Propagation delay time, low- to high-level output				25°C		10	17					
	'	Terminal	Bus	See Figure 1	Full range		10	20	ns				
^t PHL	Propagation delay time, high- to low-level output				25°C		10	14 16					
	•				Full range 25°C		8	15					
^t PLH	Propagation delay time, low- to high-level output				Full range		0	15					
	Propagation delay time, high- to low-level	Bus	Terminal	See Figure 2	25°C		8	15	ns				
^t PHL	output				Full range			18					
	Outrast as able time to birth laws				25°C		24	30					
^t PZH	Output enable time to high level				Full range			41					
t	Output dischle time from high lough	1	Bus		25°C		9	14					
^t PHZ	Output disable time from high level	TE			Full range			16	ns				
t	Output apphla time to low loval			See Figure 3	25°C		16	28					
^t PZL	Output enable time to low level								Full range			34	
tou z	Output disable time from low level								25°C		12	19	
^t PLZ	Output disable time nom low level				Full range			24					
tozu	Output enable time to high level				25°C		24	36					
^t PZH					Full range			50					
^t PHZ	Output disable time from high level				25°C		10	18					
PHZ		TE	Terminal	See Figure 4	Full range			23	ns				
^t PZL	Output enable time to low level		Terrindi	Occ rigare 4	25°C		15	26					
PZL					Full range			30					
t _{PLZ}	Output disable time from low level				25°C		15	24					
"" L Z					Full range			31					
t _{en}	Output pullup enable time				25°C		16	24					
-611		PE	Bus	See Figure 5	Full range			25	ns				
^t dis	Output pullup disable time				25°C		9	16					
-015					Full range			20					

switching characteristics at V_{CC} = 4.75 V, 5 V, and 5.25 V, C_L = 50 pF (unless otherwise noted)

[†] Full range is -55° C to 125° C. [‡] All typical values are at V_{CC} = 5 V.



SLLS018D - JUNE 1986 - REVISED MAY 1995

switching characteristics over recommended range of operating free-air temperature, V_{CC} = 5 V

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	МАХ	UNIT				
^t PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C _L = 30 pF,		7	20	20				
^t PHL	Propagation delay time, high- to low-level output	renninal	Bus	See Figure 1		8	20	ns				
^t PLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF,		7	14	20				
^t PHL	Propagation delay time, high- to low-level output	Dus	Terminal	See Figure 2		9	14	ns				
^t PZH	Output enable time to high level					19	30					
^t PHZ	Output disable time from high level	TE	Bus	C _L = 15 pF,		5	12					
^t PZL	Output enable time to low level		IE	16	IE	IE	IE	Dus	See Figure 3		16	35
^t PLZ	Output disable time from low level					9	20					
^t PZH	Output enable time to high level					13	30					
^t PHZ	Output disable time from high level	TE	Terminal	C _L = 15 pF,		12	20					
^t PZL	Output enable time to low level		reminal	See Figure 4		12	20	ns				
^t PLZ	Output disable time from low level	1				11	20					
t _{en}	Output pullup enable time	DE	Due	C _L = 15 pF,		11	22					
^t dis	Output pullup disable time	PE	Bus	See Figure 5		6	12	ns				

[†] Typical values are at $T_A = 25^{\circ}C$.

PARAMETER MEASUREMENT INFORMATION



[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. CL includes probe and jig capacitance.

Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms



SLLS018D - JUNE 1986 - REVISED MAY 1995





[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. CL includes probe and jig capacitance.



Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms

[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. CL includes probe and jig capacitance.

Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms



SLLS018D – JUNE 1986 – REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION

[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. CL includes probe and jig capacitance.





TEST CIRCUIT

VOLTAGE WAVEFORMS

[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. C_L includes probe and jig capacitance.

Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms



SLLS018D - JUNE 1986 - REVISED MAY 1995



TYPICAL CHARACTERISTICS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLLS018D - JUNE 1986 - REVISED MAY 1995



TYPICAL CHARACTERISTICS



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated