

## NC7SZ384

### TinyLogic® UHS 1-Bit Low Power Bus Switch

#### General Description

The NC7SZ384 provides 1-bit of ultra high-speed CMOS TTL-compatible bus switch. The low On Resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a bus enable ( $\overline{OE}$ ) signal. When  $\overline{OE}$  is LOW, the switch is on and Port A is connected to Port B. When  $\overline{OE}$  is HIGH, the switch is open and a high-impedance state exists between the two ports.


#### Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- 5Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low  $I_{CC}$
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level

#### Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ384M5X	MA05B	8Z84	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ384P5X	MAA05A	Z84	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ384L6X	MAC06A	C3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

#### Logic Diagram



#### Pin Description


Pin Name	Description
$\overline{OE}$	Bus Switch Enable
A	Bus A
B	Bus B
NC	No Connect

#### Truth Table


$\overline{OE}$	$B_O$	Function
L	$A_O$	Connect
H	HIGH-Z State	Disconnect

#### Connection Diagrams

Pin Assignments for SOT23 and SC70



Pad Assignments for MicroPak



TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.  
MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

<b>Absolute Maximum Ratings</b> <sup>(Note 1)</sup>				<b>Recommended Operating Conditions</b> <sup>(Note 3)</sup>		
Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V			Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V	
DC Switch Voltage ( $V_S$ )	-0.5V to +7.0V			Input Voltage ( $V_{IN}$ )	0V to 5.5V	
DC Input Voltage ( $V_{IN}$ ) (Note 2)	-0.5V to +7.0V			Output Voltage ( $V_{OUT}$ )	0V to 5.5V	
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	-50 mA			Input Rise and Fall Time ( $t_r, t_f$ )		
DC Output ( $I_{OUT}$ ) Sink Current	128 mA			Switch Control Input	0 ns/V to 5 ns	
DC $V_{CC}/GND$ Current ( $I_{CC}/I_{GND}$ )	$\pm 100$ mA			Switch I/O	0 ns/V to DC	
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C			Operating Temperature ( $T_A$ )	-40°C to +85°C	
Junction Temperature under Bias ( $T_J$ )	+150°C			Thermal Resistance ( $\theta_{JA}$ )		
Junction Lead Temperature ( $T_L$ ) (Soldering, 10 Seconds)	+260°C			SOT23-5	300°C/W	
Power Dissipation ( $P_D$ ) @ +85°C				SC70-5	425°C/W	
SOT23-5	200 mW					
SC70-5	150 mW					
<b>Note 1:</b> The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.						
<b>Note 2:</b> The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.						
<b>Note 3:</b> Unused inputs must be held HIGH or LOW. They may not float.						
<b>DC Electrical Characteristics</b>						
Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			
			Min	Typ	Max	Units
$V_{IK}$	Clamp Diode Voltage	4.5		-1.2	-V	
$V_{IH}$	HIGH Level Input Voltage	4.5–5.5	2.0		V	
$V_{IL}$	LOW Level Input Voltage	4.5–5.5		0.8	V	
$I_{IN}$	Input Leakage Current	5.5		$\pm 1.0$	$\mu\text{A}$	$0 \leq V_{IN} \leq 5.5\text{V}$
$I_{OFF}$	"OFF" Leakage Current	5.5		$\pm 10.0$	$\mu\text{A}$	$0 \leq A, B \leq V_{CC}$
$R_{ON}$ (Note 4)	Switch On Resistance	4.5	3	7	$\Omega$	$V_{IN} = 0\text{V}, I_{IN} = 64$ mA
		4.5	3	7	$\Omega$	$V_{IN} = 0\text{V}, I_{IN} = 30$ mA
		4.5	6	15	$\Omega$	$V_{IN} = 2.4\text{V}, I_{IN} = 15$ mA
		4.0	10	20	$\Omega$	$V_{IN} = 2.4\text{V}, I_{IN} = 15$ mA
$I_{CC}$	Quiescent Supply Current	5.5		10	$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND $I_O = 0$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input (Note 5)	5.5	0.9	2.5	mA	$V_{IN} = 3.4\text{V}, I_O = 0$ , Control Input only

**Note 4:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

**Note 5:** Per TTL driven input ( $V_{IN} = 3.4\text{V}$ , control input only). A and B pins do not contribute to  $I_{CC}$ .

## AC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ C$ to $+85^\circ C$ , $C_L = 50 \text{ pF}$ , $R_U = RD = 500\Omega$			Units	Conditions	Figure Number
			Min	Typ	Max			
$t_{PHL}, t_{PLH}$	Propagation Delay Bus to Bus (Note 7)	4.0–5.5		0.25		ns	$V_I = \text{OPEN}$	Figures 1, 2
$t_{PZL}, t_{PZH}$	Output Enable Time	4.5–5.5	1.0	2.5	5.0	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = \text{OPEN}$ for $t_{PZH}$	Figures 1, 2
		4.0	1.0	5.5		ns		
$t_{PLZ}, t_{PHZ}$	Output Disable Time	4.5–5.5	1.0	2.5	5.0	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = \text{OPEN}$ for $t_{PHZ}$	Figures 1, 2
		4.0	1.0	5.5		ns		

## Capacitance (Note 8)


Symbol	Parameter	Typ	Max	Units	Conditions
$C_{IN}$	Control Pin Input Capacitance	2	6	pF	$V_{CC} = 5.0V$
$C_{IO}$	Input/Output Capacitance	4.5	10	pF	$V_{CC}, BE = 5.0V$

Note 6: All typical values are  $V_{CC} = 5.0V$ ,  $T_A = 25^\circ C$ .

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Note 8:  $T_A = 25^\circ C$ ,  $f = 1 \text{ MHz}$ .

## AC Loading and Waveforms



Input driven by  $50\Omega$  source terminated in  $50\Omega$

$C_L$  includes load and stray capacitance

Input PRR = 1.0 MHz;  $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms

## Tape and Reel Specification

### TAPE FORMAT for SOT23 and SC70



Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
M5X, P5X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

### TAPE DIMENSIONS inches (millimeters)




Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	8 mm	0.093 (2.35)	0.096 (2.45)	0.138 ± 0.004 (3.5 ± 0.10)	0.053 ± 0.004 (1.35 ± 0.10)	0.157 (4)	0.315 ± 0.004 (8 ± 0.1)
SOT23-5	8 mm	0.130 (3.3)	0.130 (3.3)	0.138 ± 0.002 (3.5 ± 0.05)	0.055 ± 0.004 (1.4 ± 0.11)	0.157 (4)	0.315 ± 0.012 (8 ± 0.3)


**Tape and Reel Specification** (Continued)  
**TAPE FORMAT for MicroPak**

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status				
L6X	Leader (Start End) Carrier Trailer (Hub End)	125 (typ) 5000 75 (typ)	Empty Filled Empty	Sealed Sealed Sealed				
								
<u>SECTION A-A</u> SCALE:10X								
<u>SECTION B-B</u> SCALE:10X								
<b>REEL DIMENSIONS</b> inches (millimeters)								
								
Tape Size	A	B	C	D	N	W1	W2	W3
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)

## **Physical Dimensions** inches (millimeters) unless otherwise noted



## LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO JEDEC  
MC-178, ISSUE B, VARIATION AA,  
DATED JANUARY 1999.

B) ALL DIMENSIONS ARE IN MILLIMETERS.


The diagram illustrates a probe tip with a stepped profile. A horizontal line, labeled 'GAGE PLANE' at its right end, intersects the probe. A vertical line, labeled 'SEATING PLANE' at its bottom end, extends from the probe's base. The probe's height is indicated by a dimension line with a value of 0.25. The top width of the probe is labeled 0.55, and the bottom width is labeled 0.35. A dimension line at the base indicates a total width of 0.60. An angle of 8° is shown between the seating plane and the gage plane. A small angle of 0° is also indicated near the base. A coordinate system is shown with the origin at the base of the probe.

MA05BRevC

## DETAIL A

**5-Lead SOT23, JEDEC MO-178, 1.6mm  
Package Number MA05B**

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




#### NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA05ARevC

**5-Lead SC70, EIAJ SC-88a, 1.25mm Wide  
Package Number MAA05A**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

## Notes:

1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide  
Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)