74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996

DB, DW, NT, OR PW PACKAGE 3-State Outputs Drive Bus Lines or Buffer (TOP VIEW) **Memory Address Registers** Inputs Are TTL-Voltage Compatible 24 1 1 OE 1Y1 **Flow-Through Architecture Optimizes** 1Y2 2 23 1 1A1 **PCB Layout** 1Y3 3 22 1 1A2 Center-Pin V_{CC} and GND Configurations to 1Y4 🛛 4 21 🛛 1A3 Minimize High-Speed Switching Noise GND I 5 20**1**1A4 **EPIC[™]** (Enhanced-Performance Implanted GND 6 19 V_{CC} 18 🛛 V_{CC} GND 7 CMOS) 1-µm Process GND [8 17 2A1 500-mA Typical Latch-Up Immunity at 2Y1 9 16 2A2 125°C 2Y2 🛛 10 15 2A3 **Package Options Include Plastic** 14 2A4 11 2Y3 Small-Outline (DW), Shrink Small-Outline 12 13 20E 2Y4 [(DB), and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (NT)

description

This octal buffer or line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the 'ACT11240, this device provides the choice of various combinations of inverting and noninverting outputs.

The 74ACT11244 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE							
OUTPUT ENABLE	DATA INPUT	OUTPUT					
1 <u>0E</u> , 2 <u>0E</u>	Α	Ť					
Н	Х	Z					
L	L	L					
L	Н	Н					

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SCAS006C - AUGUST 1987 - REVISED APRIL 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	\dots –0.5 V to V _{CC} + 0.5 V
Output voltage range, V_O (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, I_{O} (V _O = 0 to V _{CC})	
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	: DB package 0.65 W
	DW package 1.7 W
	NT package 1.3 W
	PW package 0.7 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
ЮН	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
ТА	Operating free-air temperature	-40	85	°C



74ACT11244 **OCTAL BUFFER/LINE DRIVER** WITH 3-STATE OUTPUTS SCAS006C – AUGUST 1987 – REVISED APRIL 1996

PARAMETER	TEST CONDITIONS		T _A = 25°C			UNUT		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	UNIT
	10.00	4.5 V	4.4			4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		v
VOH	1 04 mA	4.5 V	3.94			3.8		
	I _{OH} = -24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	101 - 50 - 10	4.5 V			0.1		0.1	V
	I _{OL} = 50 μA	5.5 V			0.1		0.1	
VOL	lot = 24 mA	4.5 V			0.36		0.44	
	I _{OL} = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
I	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4				pF
Co	$V_{O} = V_{CC}$ or GND	5 V		10				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN		
PARAMETER			MIN	TYP	MAX		MAX	UNIT
^t PLH	A	Y	1.5	6	8.9	1.5	9.9	ns
^t PHL			1.5	5.4	8.6	1.5	9.2	
^t PZH	ŌĒ	OE Y	1.5	6.6	11.3	1.5	12.5	ns
tPZL			1.5	6.7	10.5	1.5	11.4	115
^t PHZ	ŌĒ	V	1.5	7.4	9.8	1.5	10.4	ns
^t PLZ			1.5	7.8	10.6	1.5	11.2	115

operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER		TEST CO	TYP	UNIT		
	Dower dissipation conscitance per huffer	Outputs enabled	C ₁ = 50 pF,	f = 1 MHz	27	ъĘ	
	Cpd	Power dissipation capacitance per buffer	Outputs disabled	CL = 50 pr,		9	p⊢



74ACT11244 **OCTAL BUFFER/LINE DRIVER** WITH 3-STATE OUTPUTS

SCAS006C - AUGUST 1987 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated