



# Quad, Differential I/O, 2X1 Multiplexed High Gain Preamp

## FEATURES

- 4 DIFFERENTIAL OUTPUT CHANNELS
- 2 SETS OF 4 DIFFERENTIAL INPUTS
- 90MHz BANDWIDTH UP TO 3.5V<sub>PP</sub> OUTPUT
- GAIN OF 190V/V (No External Load)
- LOW 0.65nV/√Hz INPUT NOISE VOLTAGE
- 50mA QUIESCENT CURRENT (5V Supply)
- LOW CROSSTALK, TQFP-48 PACKAGING
- TTL/CMOS CHANNEL SELECT LINE

## APPLICATIONS

- TAPE PREAMP
- TEST EQUIPMENT
- MULTI-CHANNEL TWISTED PAIR RECEIVER
- SAW FILTER POSTAMPLIFIER
- HIGH GAIN QUAD ADC DRIVERS
- ULTRA SOUND PRE-AMPLIFIERS

## RELATED PARTS

| PART NUMBER | DESCRIPTION              |
|-------------|--------------------------|
| OPA2846     | Dual, Low-Noise Op Amp   |
| ADS5121     | Octal, 10-Bit 40MSPS ADC |

## DESCRIPTION

The MPA4609 is one of the lowest noise, fixed gain, 5V single-supply, differential amplifiers available for amplification of low-level signals in a variety of system applications. The chip has two sets of four differential input, low-noise amplifiers that are routed to four output stages. Two standard logic input select lines control which set of four input preamps are active. For applications such as tape recorders, four heads in forward and four heads in reverse can be selected at one time.

The quad consists of eight differential low noise (0.65nV/√Hz) voltage preamps. Two select lines control two pairs of inputs. Each of the output stages provides a nominal 470Ω-output impedance on each half of the differential output stages. The overall gain of 190V/V may be attenuated by adding an external load resistor between each set of differential outputs. For example, adding an external 940Ω resistor across the output pins will reduce the nominal differential gain by half to 95V/V.

Internal biasing controls the differential inputs to 2.0V and outputs to a 2.1V common-mode operating level. The maximum no-load differential output swing is 3.5V<sub>PP</sub> centered on the 2.1V bias level. A low input offset voltage and bias current offset holds the maximum output differential offset to < ±350mV for no-load conditions.

The low (3.5pF) input capacitance makes this part useable for applications requiring wide bandwidth and multiple pick-ups often seen in testers, medical equipment, twisted pair receivers, and optical systems. The single +5V supply and its low quiescent current of 50mA make it exceptionally attractive in multi-channel, low power, high bandwidth designs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

|  |                        |
|--|------------------------|
| Power Supply .....                           | +7V                    |
| Internal Power Dissipation .....             | 750mW                  |
| Differential Input Voltage .....             | ±1.2V                  |
| Input Voltage Range .....                    | GND to +V <sub>S</sub> |
| Storage Temperature Range: PFB .....         | -40°C to +125°C        |
| Junction Temperature (T <sub>J</sub> ) ..... | +150°C                 |
| Lead Temperature (soldering, 10s) .....      | +300°C                 |
| ESD Rating (Human Body Model) .....          | 3000V                  |
| (Charge Device Model) .....                  | 1500V                  |
| (Machine Model) .....                        | 200V                   |

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|---------|--------------|--------------------|-----------------------------|-----------------|-----------------|---------------------------|
| MPA4609 | TQFP-48      | PFB                | -40°C to +85°C              | MPA4609         | MPA4609IPFBT    | Tape and Reel, 250        |
| "       | "            | "                  | "                           | "               | MPA4609IPFBR    | Tape and Reel, 2000       |

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

## BLOCK DIAGRAM



# ELECTRICAL CHARACTERISTICS: $V_S = +5.0V$

**Boldface** limits are tested at **+25°C**.

At  $T_A = +25^\circ\text{C}$ ,  $R_S = 65\Omega$  (differential),  $V_{ICM} = 2.0$ ,  $V_{OCM} = 2.1V$ ,  $R_L > 2k\Omega$ , unless otherwise noted.

| PARAMETER  | CONDITION   | MPA4609IPFB  |   |            |                              |       | TEST LEVEL <sup>(2)</sup> |
|--|---|--------------|---|------------|------------------------------|-------|---------------------------|
|  |   | TYP          | MIN/MAX OVER TEMPERATURE <sup>(1)</sup> |            |                              | UNITS |                           |
|  |   | +25°C        | +25°C                                   | 0 to +70°C | MIN/MAX                      |       |                           |
| <b>AC PERFORMANCE (Figure 1)</b>                       |   |              |   |            |                              |       |                           |
| Large Signal Bandwidth,                                | $V_O = 500mV_{PP}$ , no load  | 90           | 80                                      | 75         | MHz                          | min   | B                         |
| Minimum Midband Gain [ $R_L = 940\Omega$ ]             | $V_O = 200mV_{PP}$ (DC to 20MHz)  | 95           | <b>78</b>                               | 65         | V/V                          | min   | A                         |
| Maximum Midband Gain [ $R_L = 940\Omega$ ]             | $V_O = 200mV_{PP}$ (DC to 20MHz)  | 95           | <b>115</b>                              | 120        | V/V                          | max   | A                         |
| Minimum Open Load Gain                                 | $V_O = 200mV_{PP}$ (DC to 20MHz)  | 190          | <b>160</b>                              | 140        | V/V                          | min   | A                         |
| Maximum Open Load Gain                                 | $V_O = 200mV_{PP}$ (DC to 20MHz)  | 190          | <b>220</b>                              | 240        | V/V                          | max   | A                         |
| Differential Slew Rate                                 | No Load, $V_O = 3V_{PP}$  | 150          |   |            | V/ $\mu\text{sec}$           | typ   | C                         |
| Differential Rise/Fall Time                            | $\pm 250mV$ Step  | 3.5          | 4.4                                     | 4.7        | nsec                         | min   | B                         |
| Total Harmonic Distortion                              | 10MHz, $2V_{PP}$ Output   | -64          |   |            | dBc                          | typ   | C                         |
| Input Noise Voltage (differential)                     | $F > 100\text{kHz}$   | 0.65         | 0.80                                    | 0.85       | nV/ $\sqrt{\text{Hz}}$       | max   | B                         |
| Input Noise Current (each input)                       | $F > 100\text{kHz}$   | 3.8          | 5.1                                     | 5.7        | pA/ $\sqrt{\text{Hz}}$       | max   | B                         |
| Channel-To-Channel X-talk (Input $\rightarrow$ Output) | $F = 5\text{MHz}$ , CH A measured, CH B, C, D driven $R_L = \text{open}$  | -55          |   |            | dBc                          | typ   | C                         |
| <b>DC PERFORMANCE<sup>(3)</sup></b>                    |   |              |   |            |                              |       |                           |
| Input Offset Voltage                                   | $V_{ICM} = 2.0V$ nominal (internally set)                                 | $\pm 0.2$    | <b><math>\pm 0.9</math></b>             | $\pm 0.95$ | mV                           | max   | A                         |
| Input Offset Voltage Drift                             |   |              |   | $\pm 1$    | $\mu\text{V}/^\circ\text{C}$ | max   | B                         |
| Input Bias Current                                     |   | -51          | <b>-70</b>                              | -75        | $\mu\text{A}$                | max   | A                         |
| Input Offset Current                                   |   | $\pm 0.25$   |   |            | $\mu\text{A}$                | typ   | C                         |
| Forward/Reverse Gain Match                             | Channel Pairs   | $\pm 2.3$    | <b><math>\pm 10</math></b>              | $\pm 11$   | %                            | max   | A                         |
| <b>INPUT</b>   |   |              |   |            |                              |       |                           |
| Minimum Common-Mode Input Voltage <sup>(4)</sup>       | Externally Applied (CMIR)   | 1.3          | <b>1.4</b>                              | 1.5        | V                            | min   | A                         |
| Maximum Common-Mode Input Voltage <sup>(4)</sup>       | Externally Applied (CMIR)   | 2.3          | <b>2.3</b>                              | 2.2        | V                            | max   | A                         |
| Input Bias Resistor                                    | Each Input to $V_{CM}$  | 3000         |   |            | $\Omega$                     | typ   | C                         |
| Input Bias Resistor Tolerance                          |   |              | <b><math>\pm 15</math></b>              | $\pm 16$   | %                            | max   | A                         |
| Input Differential Capacitance                         |   | 3.5          |   |            | pF                           | typ   | C                         |
| Minimum Common-Mode Bias Voltage                       | Internal Reference  | 2            | <b>1.85</b>                             | 1.75       | V                            | min   | A                         |
| Maximum Common-Mode Bias Voltage                       | Internal Reference  | 2            | <b>2.15</b>                             | 2.25       | V                            | max   | A                         |
| Common-Mode Rejection Ratio (DC)                       | $R_L = \text{open}$ , Common-Mode Input to Differential Output            | 36           | <b>25</b>                               | 24         | dB                           | min   | A                         |
| <b>OUTPUT</b>  |   |              |   |            |                              |       |                           |
| Output Offset Voltage                                  | $R_L$ open, Inputs Open   | $\pm 40$     | <b><math>\pm 350</math></b>             | $\pm 450$  | mV                           | max   | A                         |
| Minimum Common-Mode Output Voltage                     |   | 2.1          | <b>1.95</b>                             | 1.85       | V                            | min   | A                         |
| Maximum Common-Mode Output Voltage                     |   | 2.1          | <b>2.25</b>                             | 2.35       | V                            | max   | A                         |
| Maximum Differential Output Voltage Swing              | $V_{OCM} = 2.1V$ , $R_L = \text{open}$                                    | 3.5          | <b>2.8</b>                              | 2.6        | V <sub>pp</sub>              | min   | A                         |
| Single Ended Output Impedance                          |   | 470          |   |            | $\Omega$                     | typ   | C                         |
| Single Ended Output Impedance Tolerance                |   |              | <b><math>\pm 15</math></b>              | $\pm 16$   | %                            | max   | A                         |
| <b>CHANNEL SELECT (<math>F/\bar{R}</math>)</b>         |   |              |   |            |                              |       |                           |
| TTL/CMOS Compatible                                    |   |              |   |            |                              |       |                           |
| Highest Logic Low Level                                | Logic Low = REV Channels  | 1.0          | <b>0.9</b>                              | 0.9        | V                            | max   | A                         |
| Lowest Logic High Level                                | Logic High = FOR Channels   | 1.5          | <b>1.6</b>                              | 1.6        | V                            | min   | A                         |
| Logic Low Input Bias Current (each pin)                | $F/\bar{R}$ pins = 0V   | 70           |   |            | $\mu\text{A}$                | typ   | C                         |
| Logic High Input Bias Current (each pin)               | $F/\bar{R}$ pins = 5V   | 1            |   |            | $\mu\text{A}$                | typ   | C                         |
| Channel Switching Time                                 |   | 50           |   |            | nsec                         | typ   | C                         |
| Output Differential Glitch in Switching                | All Inputs, $65\Omega$ Differential Source                                | $\pm 15$     |   |            | mV                           | typ   | C                         |
| Unselected Channel Feedthrough                         | All Channel Pairs, Unselected Input ( $\pm 100mV$ ) to Output             | -50          | <b>-36</b>                              | -36        | dB                           | max   | A                         |
| <b>POWER SUPPLY</b>                                    |   |              |   |            |                              |       |                           |
| Specified Operating Voltage                            |   | 5            |   |            | V                            | typ   | C                         |
| Maximum Operating Voltage                              |   |              | <b>6.0</b>                              | 6.0        | V                            | max   | A                         |
| Minimum Operating Voltage                              |   |              | <b>4.5</b>                              | 4.5        | V                            | min   | A                         |
| Maximum Quiescent Supply Current                       | $V_S = +5V$   | 49           | <b>52</b>                               | 59         | mA                           | max   | A                         |
| Minimum Quiescent Supply Current                       | $V_S = +5V$   | 49           | <b>46</b>                               | 42         | mA                           | min   | A                         |
| Power Supply Rejection Ratio (DC)                      | $R_L = \text{open}$ , Power Supply ( $\pm 250mV$ ) to Differential Output | 50           | <b>34</b>                               | 33         | dB                           | min   | A                         |
| <b>TEMPERATURE RANGE</b>                               |   |              |   |            |                              |       |                           |
| Specification: I                                       |   | -40 to +85°C |   |            | $^\circ\text{C}$             | typ   | C                         |
| Thermal Resistance, $\theta_{JA}$                      | Junction-to-Ambient   |              |   |            | $^\circ\text{C}/W$           | typ   | C                         |
| PFB TQFP-48  |   | 60           |   |            |                              |       |                           |

NOTES: (1) Junction temperature = ambient temperature for low temperature limit and +25°C specifications. Junction temperature = ambient temperature +15°C at high temperature limit specifications.

(2) Test Levels:

(A) 100% DC tested at +25°C. Over-temperature limits by characterization and simulation.


(B) Limits set by characterization and simulation.

(C) Typical value only for information.

(3) Current is considered positive out-of-node.  $V_{CM}$  is the input and output common-mode voltage.

(4) Tested < 3dB below minimum specified CMRR at CMIR limits.

## PIN CONFIGURATION









## PIN DESCRIPTIONS

| PIN | NAME  | TYPE             | DESCRIPTION   | PIN | NAME  | TYPE | DESCRIPTION                                |
|-----|-------|------------------|---|-----|-------|------|--|
| 1   | BinR- | A <sup>(1)</sup> | B -Channel Reverse Inverting Input                        | 25  | CinR- | A    | C -Channel Reverse Inverting Input         |
| 2   | NC    |                  | Internally Not Connected - may be grounded                | 26  | NC    |      | Internally Not Connected - may be grounded |
| 3   | F/R   | D                | Forward or Reverse Channel Select Line<br>Ch. B and Ch. D | 27  | VCC   | P    | Supply Voltage (+5V nominal)               |
| 4   | Bout+ | A                | B -Channel Non-Inverting Output                           | 28  | Cout+ | A    | C -Channel Non-Inverting Output            |
| 5   | Bout- | A                | B -Channel Inverting Output                               | 29  | Cout- | A    | C -Channel Inverting Output                |
| 6   | NC    |                  | Internally Not Connected - may be grounded                | 30  | NC    |      | Internally Not Connected - may be grounded |
| 7   | NC    |                  | Internally Not Connected - may be grounded                | 31  | NC    |      | Internally Not Connected - may be grounded |
| 8   | Dout- | A                | D -Channel Inverting Output                               | 32  | Aout- | A    | A -Channel Inverting Output                |
| 9   | Dout+ | A                | D -Channel Non-Inverting Output                           | 33  | Aout+ | A    | A -Channel Non-Inverting Output            |
| 10  | VCC   | P                | Supply Voltage (+5V nominal)                              | 34  | F/R   | D    | Forward or Reverse Channel Select Line     |
| 11  | NC    |                  | Internally Not Connected - may be grounded                | 35  | NC    |      | Internally Not Connected - may be grounded |
| 12  | DinR- | A                | D -Channel Reverse Inverting Input                        | 36  | AinR- | A    | A -Channel Reverse Inverting Input         |
| 13  | DinR+ | A                | D -Channel Reverse Non-Inverting Input                    | 37  | AinR+ | A    | A -Channel Reverse Non-Inverting Input     |
| 14  | NC    |                  | Internally Not Connected - may be grounded                | 38  | NC    |      | Internally Not Connected - may be grounded |
| 15  | GND   | G                | Ground  | 39  | GND   | G    | Ground                                     |
| 16  | DinF- | A                | D -Channel Forward Inverting Input                        | 40  | AinF- | A    | A -Channel Forward Inverting Input         |
| 17  | DinF+ | A                | D -Channel Forward Non-Inverting Input                    | 41  | AinF+ | A    | A -Channel Forward Non-Inverting Input     |
| 18  | NC    |                  | Internally Not Connected - may be grounded                | 42  | NC    |      | Internally Not Connected - may be grounded |
| 19  | NC    |                  | Internally Not Connected - may be grounded                | 43  | NC    |      | Internally Not Connected - may be grounded |
| 20  | CinF+ | A                | C -Channel Forward Non-Inverting Input                    | 44  | BinF+ | A    | B -Channel Forward Non-Inverting Input     |
| 21  | CinF- | A                | C -Channel Forward Inverting Input                        | 45  | BinF- | A    | B -Channel Forward Inverting Input         |
| 22  | GND   | G                | Ground  | 46  | GND   | G    | Ground                                     |
| 23  | NC    |                  | Internally Not Connected - may be grounded                | 47  | NC    |      | Internally Not Connected - may be grounded |
| 24  | CinR+ | A                | C -Channel Reverse Non-Inverting Input                    | 48  | BinR+ | A    | B -Channel Reverse Non-Inverting Input     |

NOTE: (1) Pin Types: A (analog), D (digital), G (ground), P (power supply).







# TYPICAL CHARACTERISTICS: $V_S = +5V$

$T_A = +25^\circ C$ ,  $R_S = 65\Omega$  (differential),  $V_{ICM} = 2.0V$ ,  $V_{OCM} = 2.1V$ ,  $R_L > 2k\Omega$ , unless otherwise noted.









# TYPICAL CHARACTERISTICS: $V_S = +5V$ (Cont.)

$T_A = +25^\circ C$ ,  $R_S = 65\Omega$  (differential),  $V_{ICM} = 2.0V$ ,  $V_{OCM} = 2.1V$ ,  $R_L > 2k\Omega$ , unless otherwise noted.









# TYPICAL CHARACTERISTICS: $V_S = +5V$ (Cont.)

$T_A = +25^\circ C$ ,  $R_S = 65\Omega$  (differential),  $V_{ICM} = 2.0V$ ,  $V_{OCM} = 2.1V$ ,  $R_L > 2k\Omega$ , unless otherwise noted.



# TYPICAL CHARACTERISTICS: $V_S = +5V$ (Cont.)

$T_A = +25^\circ C$ ,  $R_S = 65\Omega$  (differential),  $V_{ICM} = 2.0V$ ,  $V_{OCM} = 2.1V$ ,  $R_L > 2k\Omega$ , unless otherwise noted.



# APPLICATIONS INFORMATION

## DIFFERENTIAL FIXED GAIN AMPLIFIER OPERATION

The MPA4609 consists of four pairs of two-channel, low-noise, differential input stages that can be selected using a pair of digital control pins. These two pins, F/R, are intended to switch 4 differential preamps from the forward tape head to the reverse tape head in a tape preamp application. This multiplexing capability can be used in other applications as well. Where a high gain, quad differential output is required, one set of inputs can be used for signal transmission while the other set can be applied as a reference signal input or as a simple *look-away* during high overdrive conditions on the signal input. Channel switching is a fast 50ns.

Figure 1 shows the internal configuration for 1 of 4 channels along with a simplified external configuration used for test. Since the MPA4609 is such a high gain device, the input signal is typically attenuated for test purposes at the input through a resistive divider network that matches the source and provides a 65Ω differential source impedance looking out of the inputs. Those are not shown in Figure 1, but some input signal interface components were typically present when the Typical Characteristics curves were taken.

All input pins are DC-biased from an internal 2.1V bandgap reference through 3kΩ resistors. In application, the total AC source impedance is dominated by the low source impedance of the head, giving a minimal gain for the input current noise terms. For a low output DC offset, very low input

voltage offset and bias current offset terms are required. The  $\pm 0.8\text{mV}$  maximum input offset voltage along with the  $\pm 0.25\mu\text{A}$  typical input bias current offset give a low total output DC differential offset voltage. AC loading for the source is minimal given the low 3.5pF differential input capacitance looking into each of the 8 inputs.

Channel select is provided in the 1st stage of the amplifier. The unselected input stage is biased down. The output stage includes a common-mode control loop referenced to the 2.1V internal bandgap reference. Output swings specified in the Specifications and Characteristics are at the internal nodes ( $V'_O$ ) prior to the series 470Ω resistors provided in each output leg. These resistors provide an easy way to adjust the overall differential gain by including an external  $R_L$ . However, it is the internal output swing ( $V'_O$ ) that matters in setting the limits to performance.

The 2.1V I/O DC bias voltage is intended to retain maximum differential output voltage swing when the nominal +5V single supply drops as low as +4.5V. Each output can swing  $\pm 0.75\text{V}$  around this bias giving a maximum  $3V_{PP}$  differential signal at  $V'_O$ . This  $3V_{PP}$  available swing is adequate to support most differential ADC input ranges. The series 470Ω output resistors also provide an easy means to bandlimit at the input of the ADC with a single capacitor. Input signals that require DC coupling can override the input common-mode reference over the specified 1.4 to 2.3V input common-mode range limits at 25°C.




FIGURE 1. Typical Test Circuit for 1 of 4 Channel Pairs.

## CHANNEL SELECT

Two pins are provided to switch between input channels. Pin 3 controls channels B and D while pin 34 controls channels A and C. These are normally tied together for tape preamp applications but can be operated separately if the application requires it. The channel select is a voltage control that switches at approximately 1.25V. Voltages less than 0.9V are guaranteed to select the REV channel while voltages > 1.6V will select the FOR channel. This allows a direct interface to 3.3V (or lower) logic outputs. Virtually no pin current is required in the logic high state while a low 70 $\mu$ A/pin out of the pin is required in the logic low state. Left unconnected, the channel select defaults to the forward selection.

The channels switch in approximately 50ns typically. With no input present, there is minimal output glitching when switched.

## CONNECTING TO LOW IMPEDANCE MR HEADS FOR TAPE RECORDERS

The MPA4609 is designed to detect and amplify the voltage signal from a Magneto Resistive (MR) head with minimal SNR degradation from the SNR intrinsic to the head. A typical MR head interface is shown in Figure 2. Not considering any postfiltering, the amplifier's 0.65nV/ $\sqrt{\text{Hz}}$  input noise voltage and 90MHz bandwidth combine to produce a very low 7.7 $\mu$ V<sub>RMS</sub> input referred noise floor. Even with a conservative 20dB S/N margin, input signals as low as 77 $\mu$ V<sub>PP</sub> may be detected. With a maximum differential output of 3V<sub>PP</sub> and a 190V/V gain, a maximum input of 15.7mV<sub>PP</sub> may be applied. This wide range of inputs translates into 46dB input dynamic range. Since the MR head is biased through external voltages, it is often required to connect the signal through series blocking capacitors as shown in Figure 2. The high-pass pole created by these capacitors ( $C_B$ ) and the source resistance are selected to pass the lowest frequencies required by the system.




FIGURE 2. Typical MR Head Interface.

## TWISTED PAIR RECEIVER

The extremely high gain and low input noise of the MPA4609 can provide a very capable, multi-channel, twisted pair receiver. This would be particularly useful for narrowband higher frequency carriers that suffer from significant cable loss. For broadband carriers, a high-pass filter should be included to reduce the low frequency receiver power. Since the MPA4609 provides a gain constant over frequency, the lower frequency region, that does not have as much loss in the twisted pair as the higher frequencies, can easily overdrive the output without the high-pass filter present.

## HIGH PERFORMANCE QUAD ADC DRIVER

The high gain, wide bandwidth, capability of the MPA4609 can provide a very cost effective input stage to quad high performance ADCs. Figure 3 shows an example implementation where a 2nd-order passive low-pass filter has been included in the interface to bandlimit the noise. The filter in this example is set to approximately 18MHz cutoff with a Butterworth (maximally flat) response including the internal 470 $\Omega$  output resistors in the design. The distortion performance of the MPA4609 will support up to 10-bit converters through approximately 10MHz maximum input analog frequency. For a 2V<sub>PP</sub> output, the THD shown in the Typical Characteristic Curves is  $\leq 63\text{dBc}$  through 10MHz. The 18MHz Butterworth filter limits the noise power bandwidth for the amplifier output noise to approximately 20MHz. With a 0.65nV/ $\sqrt{\text{Hz}}$  input voltage noise and 190V/V nominal gain, this 124nV/ $\sqrt{\text{Hz}}$  output noise integrates to approximately 555 $\mu$ V<sub>RMS</sub> at the differential input of the converter. This RMS noise is approximately 1/2 of an LSB for a 2V<sub>PP</sub> full-scale input range.




FIGURE 3. Quad, ADC Input Driver.

The example here does not take advantage of the two sets of multiplexed inputs on each of the four channels. The second input could be used for simple input multiplexing; for instance, where the source signal is fed through two different filters, then selected at the MPA4609, or as a test signal input. Another good application of this second input is to provide an attenuated version of the input present on one stage where additional input dynamic range is required. The example of Figure 4 shows the configuration for the input stages where an added 20dB attenuation is taken in the lower channel. The total differential input impedance of this circuit is 200Ω where each input presents a 400Ω differential load. The shunt resistor has been adjusted up slightly to account for the internal 6kΩ differential load across the inputs as part of the common-mode bias setup.

If the converter full-scale input range is a differential  $2V_{PP}$ , the maximum input signal that can be passed through the upper stage of Figure 4 is  $2V_{PP}/(153V/V) = 13mV_{PP}$ . As the converter detects an over-range condition, it can switch to the lower stage of Figure 4 where a maximum input of  $2V_{PP}/(15.3V/V) = 130mV_{PP}$  would be supported. While this lower channel certainly suffers from a higher equivalent input referred noise, it would only be used when the input signal is relatively high, keeping the output SNR almost constant.

### PHOTODIODE DIFFERENTIAL AMPLIFIER

The high gain and low noise with a differential input can be applied to photodiode detector applications where a photovoltaic mode is required and a reference dark current detector can be used. Figure 5 shows an example for this, where two matched diodes operate with a 0V bias and generate a small signal through a grounded sense resistor. One diode is not exposed to the light signal, having only dark current, while the other diode has both dark current plus signal current. This mode is sometimes used for very large area detectors where the diode dark current and parasitic capacitance are relatively large.




FIGURE 5. Photo-Diode Differential Amplifier.




FIGURE 4. Switched Attenuator to Increase ADC Dynamic Range.

## SONAR AND PIEZOELECTRIC SENSORS

High-frequency sonar and piezoelectric sensors will benefit from the low voltage noise of the MPA4609, providing excellent channel density where an array of sensors is used. For sonar, it is also useful to use the second input available on each channel of the MPA4609 as a *look-away* during the high signals that may be present just after the transmitted pulse. While the MPA4609 recovers very well to overdrives (< 20ns), using this *look-away* feature to an open input channel will minimize large output voltage steps. In AC-coupled channels, large output overdrives require large charge and discharge currents through the blocking capacitor giving a potentially long recovery tail on the output side of the blocking capacitors. Each channel pair of the MPA4609 has relatively well-matched DC output offset ( $\pm 200\text{mV}$  maximum difference). It is only the charging current required by this output offset difference that would need to be accounted for if the approach of Figure 6 where used under high input overdrive conditions.

Figure 6 shows an example piezoelectric amplifier where a Time Gain Control (TGC) amplifier follows the output to provide for an increasing gain with time. Depending on the propagation speed and attenuation of the medium, this gain would ramped up to compensate for the increasing losses with distance.

A piezoelectric sensor is modeled as a charge source with a shunt capacitor and resistor, or as a voltage source with a series capacitor and resistor. The  $50\Omega$  input resistors limit the current under high overdrive conditions that would flow into the Schottky clamp diodes. These diodes limit the maximum input to approximately  $\pm 0.4\text{V}$ —still well beyond the maximum useable input signal of  $\pm 20\text{mV}$ . Should very high overdrives

occur, the MPA4609 allows the designer to switch to a dummy input, holding the output stage in range during this period. When the piezoelectric signal drops to  $< 20\text{mV}$ , the channel select may be switched back to this channel and the output detected.

The VCA610 is a differential input to ground referenced single-ended output voltage controlled gain amplifier. A constant bandwidth vs gain of  $30\text{MHz}$  provides adequate bandwidth for this application.

The MPA4609 outputs are AC-coupled to grounded termination resistors. This removes the DC differential offset (as high as  $\pm 250\text{mV}$ ) prior to the input to the VCA610. The inputs to the dummy channel are left open to provide the same DC source impedance to its input bias currents as the signal channel. This is intended to help match the DC output offset voltage as the channels are switched, minimizing settling tails through the output blocking capacitors.

As an example, use the VCA610 to adjust the gain over a  $40\text{dB}$  range from  $-20\text{dB}$  to  $+20\text{dB}$  while the input to the MPA4609 goes from  $20\text{mV}_{\text{PP}}$  maximum input to  $200\mu\text{V}_{\text{PP}}$ . The net gain through the MPA4609, including the input resistive attenuation and the divider at the input of the VCA610, will be  $42.3\text{dB}$  nominally. At maximum input of  $20\text{mV}_{\text{PP}}$ , this gives a  $2.6\text{V}_{\text{PP}}$  input to the VCA610. If it is operated at minimum gain at this point, then its  $-20\text{dB}$  gain will give an output of  $260\text{mV}_{\text{PP}}$ . As the input signal decreases down to  $200\mu\text{V}_{\text{PP}}$ , the gain of the VCA610 is increased to  $+20\text{dB}$ . With the input to the MPA4609 at  $200\mu\text{V}_{\text{PP}}$ , the input to the VCA610 will see  $26\text{mV}_{\text{PP}}$  input. Then, with a gain of  $20\text{dB}$ , this is brought back up to  $260\text{mV}_{\text{PP}}$ . The VCA610 could be used to continue adding another  $20\text{dB}$  of gain, allowing the MPA4609 input to decrease to  $20\mu\text{V}_{\text{PP}}$  while still




FIGURE 6. Sonar Amplifier with Time Gain Control.

producing a  $260\text{mV}_{\text{PP}}$  at the VCA610 output—over 80dB of gain with  $> 20\text{MHz}$  bandwidth.

One limiting factor to this approach is the input bias current times the  $3\text{k}\Omega$  bias resistors to the common-mode voltage at the input. That current, plus the  $3\text{k}\Omega$  resistor noise, combine to produce a  $12\text{nV}/\sqrt{\text{Hz}}$  total differential input noise. If the overall system noise power bandwidth is limited to 2MHz, this gives an input referred noise of  $17\mu\text{V}_{\text{RMS}}$ . While a  $200\mu\text{V}_{\text{PP}}$  input will certainly still be detectable, the  $20\mu\text{V}_{\text{PP}}$  at maximum VCA610 gain of 40dB may be below the noise floor. Using an external common-mode voltage for the MPA4609 with lower resistors can improve this performance.

## OPERATING INFORMATION

### INPUT STAGE AND CHANNEL SWITCHING

Each channel pair of the MPA4609 provides two very low noise, bipolar, differential input stages that are selected by controlling their tail current sources with their output collectors connected together. Figure 7 shows a simplified schematic for one channel pair with the channel select circuitry shown.

The active input channel is selected by controlling which stage is biased by their tail current sources (Q5 or Q12). The  $F/\bar{R}$  pin controls a simple differential stage (Q15 and Q16) that steers small currents to the emitters of Q7 and Q14. Given a fixed-base string bias voltage for those two current mirror transistors, a small current through their emitter

resistors is adequate to shut off one or the other transistor. A low voltage on the  $F/\bar{R}$  pin will steer  $I_B$  to the Q7 emitter, shutting off the bias for Q5 and turning on the forward input transistor pair (Q1 and Q2). Conversely, zero current out of Q16 leaves the bias to Q12 operating turning on the Reverse channel inputs.

Both inputs are biased through  $3\text{k}\Omega$  resistors to the internal  $V_{\text{CM}}$ , a 2.1V bandgap reference with minimal temperature drift. The specified input common-mode voltage is slightly reduced from this 2.1V by the input transistor base currents through the  $3\text{k}\Omega$  resistors. Each input stage transistor collector is also bootstrapped through a second set of transistors (Q3, Q4 and Q10, Q11) that cascode the signal current through to the 2nd stage. These cascode transistors also have a base voltage provided from  $V_{\text{CM}}$  increased by 1 diode drop. This holds the nominal base-collector voltage of the input transistors (Q1, Q2, and Q8, Q9) at 0V. This arrangement improves the off channel isolation and PSRR giving improved attenuation from an input signal present at the inputs of a de-selected input to the output current from these cascode transistors. This does, however, limit the available positive going common-mode input voltage to only 300mV above  $V_{\text{CM}}$ . Higher input common-mode voltages (when the source is overriding the internally set common-mode input voltage) will start to forward bias the base-collector junction for the input transistors (Q1, Q2, and Q8, Q9). There is more room going negatively to override the input common-mode voltage, where the limit is the saturation of Q5 or Q12.




FIGURE 7. Input Stage Schematic (1 of 4 channels).

## OUTPUT STAGE OPERATION

The output stage is a unity-gain differential I/O buffer including a common-mode control loop to hold the output common-mode voltage at the internal bandgap reference ( $V_{CM}$ ). Figure 8 illustrates each of the four output stages, showing a common-mode feedback point picked off prior to the  $470\Omega$  series output resistors.




FIGURE 8. Output Stage Buffer.

The common-mode loop will serve to set these internal nodes to  $V_{CM}$ , regardless of what is happening on either the input stage or output loading. Under output voltage overdrive conditions, the output limit is set asymmetrically around  $V_{CM}$ , causing the common-mode control loop to servo out of position while the overdrive is present. When removed, the output common-mode voltage will recover as shown in the Typical Characteristic curves. It is important to consider that not only will the outputs clip in overdrive (with a fast 50ns recovery) for the differential voltage, but there will be a relatively slow tail in the common-mode voltage recovery after the overdrive is removed.

Some applications for the MPA4609 require the signal gain to be attenuated. This is most easily achieved by placing a resistor across the two outputs to attenuate the differential signal, with no common-mode loading on the output. Figure 9 shows an example where a  $940\Omega$  resistor between the outputs attenuates the differential gain for the MPA4609 to  $95V/V$  nominally.




FIGURE 9. Differential Gain Attenuation..

An alternative method would be to connect a resistor to ground on each output. This will attenuate both the differential gain while also level-shifting the common-mode voltage by the same attenuation. Figure 10 shows this approach where the  $V_{CM}$  and  $V_I$  is attenuated by  $1/2$ , but in this case also requires a  $2.1V/(940\Omega) = 2.2mA$  bias current from each output and drops the common-mode voltage at the load to  $1.05V_{DC}$ .




FIGURE 10. Grounded Load Attenuation.

The internal output stage resistors may be used to implement a simple low-pass filter as part of the signal path. For instance, if a simple 50MHz low pass pole were desired, often to limit noise power bandwidth, two capacitors to ground (one on each output) equal to  $6.8pF$  would be needed. This can also be implemented as a single capacitor across the outputs of  $1/2$  this value, or  $3.4pF$ . These low values also indicate the strong effect that layout parasitic capacitance can have on the overall signal bandwidth. With a  $470\Omega$  internal output impedance, very little external parasitic capacitance can limit the signal bandwidth. If external gain attenuation resistors are used, the source impedance becomes the parallel combination of the  $470\Omega$  and these external resistors. For instance, Figure 11 shows the gain of  $95V/V$  condition of Figure 9 with an added differential capacitance to set the frequency response for the differential output signal to 50MHz. Since the source impedance on each side is now effectively  $470\Omega \parallel 470\Omega = 235\Omega$ , the single-ended capacitor required would double to  $13.6pF$  from that calculated above, and then drop to  $6.8pF$  if implemented as a capacitor across the outputs.




FIGURE 11. Bandlimited Output Stage.

## HARMONIC DISTORTION

Being a differential I/O device, the MPA4609 shows lower 2nd-harmonic distortion than 3rd-harmonic distortion. This dominant 3rd-order term holds at very low levels through frequencies that are a significant portion of the available  $-3\text{dB}$  bandwidth due to the open loop design. Since the differential output distortion is dominated by the 3rd-order harmonic, passive postfiltering can be very effective at improving the SFDR at the filter output. For instance, the Typical Characteristics show the 3rd-order harmonic distortion increasing rapidly above the 10MHz fundamental from a low  $-65\text{dBc}$  for a  $2V_{PP}$  output. If the maximum desired input frequency is 20MHz, a 2nd-order low pass filter placed with a  $F_{-3\text{dB}}$  at 30MHz will hold the distortion out of the filter at the 10MHz level. As the fundamental frequency rises above 10MHz, the dominant 3rd-order distortion term is extending beyond the 30MHz cutoff of the filter. The rolloff of a 2nd-order filter exceeds the rate of increase for the 3rd-harmonic in going from 10MHz to 20MHz. At 20MHz input, the 3rd-harmonic occurs at 60MHz—well into the cutoff region of the filter.

Figure 12 shows an example RLC filter design where a high-pass pole at 100kHz is included, and the converter common-mode input voltage is used to reference the filter output. This filter is designed to provide a  $-3\text{dB}$  frequency at 30MHz with exceptional flatness through 20MHz.

The design methodology for this type of filter can be found in TI application note SBAA108. The simulated frequency response for this filter is shown in Figure 13.

Looking at this response, there is a slight (1dB) attenuation in the passband due to the resistor divider loss. The filter was designed with a slight peaking, which does show up and extends the bandwidth slightly. Of most interest is the attenuation for the 3rd-harmonic at 10MHz and 20MHz fundamental frequencies. The MPA4609 shows  $-65\text{dBc}$  for a  $2V_{PP}$  output at 10MHz. This harmonic, falling at 30MHz, will be attenuated 2.5dB at the filter output to give  $-67.5\text{dB}$  SFDR. As the input frequency moves up to 20MHz, the MPA4609 shows  $-53\text{dBc}$  3rd-harmonic distortion. This term falls at 60MHz where the filter is giving about 11.5dB attenuation. Hence, the filter output will show an SFDR of  $-64.5\text{dBc}$  at 20MHz—only slightly different than the 10MHz result.

The Typical Characteristics also show a high 3rd-order, two-tone, intermodulation intercept. For measurement purposes, a relatively low  $500\Omega$  load across the outputs was used. The intercept for lighter loads, such as ADC inputs, will be higher




FIGURE 13. Simulated Frequency Response for Differential Filter.

than for this  $500\Omega$  load. Since this is not a  $50\Omega$  environment, more typically used in intercept plots, the  $37\text{dBm}$  intercept shown in the Typical Characteristics will need some interpretation. This plot was actually the Intercept for the differential *voltage* swings for two closely-spaced tones at the output prior to the  $470\Omega$  series output resistors. To predict the intermodulation SFDR, calculate the single-tone power at this internal point as if it were driving  $50\Omega$ , then use the familiar intercept equation to predict how far down (dBc) the 3rd-order spurious levels will be.

For instance, if a  $2V_{PP}$  2-tone envelope is needed at the internal output nodes ( $V'_O$  in Figure 1), consider each  $1V_{PP}$  tone to be the  $4\text{dBm}$  that would be strictly correct for a  $50\Omega$  load across these internal nodes. Then, the 3rd-order spurious levels will be  $2 \cdot (\text{IM3} - 4\text{dBm})$  below the power level of the two carriers. With a  $37\text{dBm}$  intercept (IM3), this predicts the 3rd-order intermodulation terms to be  $2 \cdot (37 - 4) = 66\text{dBc}$  below the carrier. This is very consistent with the 3rd-harmonic distortion, which is also  $66\text{dBc}$  below a  $2V_{PP}$  output for frequencies up to 10MHz. The output interface will not change the relative levels of the carrier vs. 3rd-order intermodulation spurious levels. Similarly, at lower output swings, the SFDR improves significantly as shown in both the harmonic distortion vs. output swing and the intercept plots. At  $1V_{PP}$  output, (at  $V'_O$ ), the 3rd-harmonic distortion is  $-78\text{dBc}$  down. For an equal power 2-tone envelope, each tone is at  $0.5V_{PP}$  differential or  $-2\text{dBm}$  for the analysis here. With a  $37\text{dBm}$  intercept, this calculates to a 3rd-intermodulation order, spurious-free-range of  $2 \cdot (37 - (-2)) = -78\text{dBc}$ .




FIGURE 12. 3rd-Order Filter to Improve Harmonic Distortion.

## TOTAL OUTPUT NOISE CALCULATION

The total output noise can be very low, given the  $0.65\text{nV}/\sqrt{\text{Hz}}$  input voltage noise. To take full advantage of this low voltage noise, careful attention to the source impedance and PSRR are needed. Figure 14 shows a general analysis circuit for the differential output noise for the MPA4609.

This circuit includes a common-mode reference voltage noise source. This can normally be neglected if:

1. There is no real ground (AC or DC) at the midpoint of the source resistor—if  $R_S$  is simply connected across the inputs, the common-mode bias noise remains common-mode, and will only appear at the output as the CMRR rolls off with frequency. The Typical Characteristics show the CMRR remains  $> 20\text{dB}$  through  $40\text{MHz}$ . This rejection is defined to the output differential signal. For common-mode noise as high as  $100\text{nV}/\sqrt{\text{Hz}}$ , this will appear as a differential output noise of  $< 10\text{nV}/\sqrt{\text{Hz}}$  through  $40\text{MHz}$ . To input refer this portion of the output noise, divide by the minimum differential gain of  $160\text{V}/\text{V}$  to get an input-referred contribution equal to  $0.06\text{nV}/\sqrt{\text{Hz}}$  that can certainly be neglected.
2. If the source does have an AC or DC centerpoint ground, the common-mode noise will remain a common-mode input noise source as long as the voltage divider formed by the  $3\text{k}\Omega$  bias resistor and the source impedance on each side is well-balanced. Low-source impedances, normally required for an overall low noise path, will also attenuate the available common-mode input noise across the inputs. For instance, using  $1/2$  of the  $65\Omega$  test condition source impedance to a centerpoint AC ground will attenuate the common-mode noise by  $32.5\Omega/3.03\text{k}\Omega = 0.0011$  ( $60\text{dB}$ ). Even for a common-mode noise voltage as high as  $100\text{nV}/\sqrt{\text{Hz}}$ , this will get to the inputs as a  $0.1\text{nV}/\sqrt{\text{Hz}}$  term. Then, even for divider imbalances as high as  $10\%$ , this will give only  $0.01\text{nV}/\sqrt{\text{Hz}}$  differential noise contribution.

Given the excellent CMRR rejection for the MPA4609, the common-mode noise source, while present, will be neglected from the noise analysis. Combining  $R_S$  in parallel with  $R_B$  ( $R_S \parallel R_B = R_T$ ) will give the total input-referred differential noise expression of Equation 2.

$$e_n = \sqrt{e_{ni}^2 + 2(R_T I_b)^2 + 2(4kTR_T)} \quad (2)$$

$$(4kT = 1.6\text{E} - 20\text{J at } 290^\circ\text{K})$$

Using the typical values for noise and resistors ( $R_T = 32.2\Omega$ ) will give a total input-referred differential voltage noise shown in Equations 3a  $\rightarrow$  3c.

$$e_n = \sqrt{(0.65\text{nV})^2 + 2(32.2\Omega \cdot 3.8\mu\text{A})^2 + 2(1.6\text{E} - 20 \cdot 32.2\Omega)} \quad (3a)$$

$$= \sqrt{(0.65\text{nV})^2 + (0.17\text{nV})^2 + (1.02\text{nV})^2} \quad (3b)$$

$$= 1.22\text{nV} / \sqrt{\text{Hz}} \quad (3c)$$

The individual noise terms shown in Equation 3b show that the dominant noise term is the resistor noise of the source. The low input voltage and current noise terms for the MPA4609 increase the total input noise voltage only slightly over the Johnson noise of the resistor itself.

Taking this total input-referred differential voltage noise to the output, and integrating over a noise-power bandwidth set only by the 1-pole rolloff of the MPA4609 itself, will give the a total output RMS noise shown in Equations 4a  $\rightarrow$  4c.

$$e_{\text{ORMS}} = e_n \cdot \text{Gain} \cdot \sqrt{\text{Bandwidth} \cdot 1.54} \quad (4a)$$

$$e_{\text{ORMS}} = 1.22\text{nV} / \sqrt{\text{Hz}} \cdot 190\text{V} / \text{V} \cdot \sqrt{90\text{MHz} \cdot 1.54} \quad (4b)$$

$$e_{\text{ORMS}} = 2.7\text{mV}_{\text{RMS}} \quad (4c)$$




FIGURE 14. Output Noise Analysis Circuit.

More narrowly restricting the noise-power bandwidth will reduce this integrated noise. For instance, using the 30MHz, 2nd-order filter of Figure 12 will reduce the noise-power bandwidth to approximately  $1.11 \cdot F_{-3dB} = 33.3\text{MHz}$ . This will give a differential RMS output noise given by Equations 5a  $\rightarrow$  5b.

$$e_{\text{ORMS}} = 1.22\text{nV} / \sqrt{\text{Hz}} \cdot 190\text{V} / \text{V} \cdot \sqrt{30\text{MHz} \cdot 1.1} \quad (5a)$$

$$e_{\text{ORMS}} = 1.34\text{mV}_{\text{RMS}} \quad (5b)$$

A more complete noise analysis description can be found in TI application note SBOA066, *Noise Analysis for High Speed Op Amps*.

One added contribution to apparent output noise can be power supply noise coming through to the output. The MPA4609 provides good PSRR (defined as going from the supply to the differential output voltage). The Typical Characteristics show a PSRR holding above 20dB through 30MHz. To estimate the contribution of power-supply noise, consider an example of 10mV of system clocking related noise at 30MHz. This will come through to the output as approximately a 1mV differential signal given the 20dB PSRR at 30MHz. To input-refer this, divide by the 190V/V gain to get an equivalent input-referred term of 5.2 $\mu$ V.

High-frequency glitches on the supply can have significant harmonic content well above this 30MHz frequency. If the system can be expected to have large, high-frequency, clock noise on the supplies, a PI filter into the MPA4609 supply pins can be used to reduce their amplitude adequately to limit their contribution to the output signal. An example design is shown in Figure 15.




FIGURE 15. Power Supply PI Filter for Improved PSRR.

For instance, at 30MHz the two-1000pF capacitors show a 2.65 $\Omega$  impedance (the 0.1 $\mu$ F capacitor has gone self-resonant at 10MHz typically) while the ferrite bead shows approximately 80 $\Omega$  (from the manufacturer's data sheet for the part number shown) to give a 30dB attenuation at 30MHz. By 90MHz, the capacitive impedance is dropped to 0.9 $\Omega$  while the ferrite bead has increased to 130 $\Omega$  to give a 43dB attenuation in supply noise.

## CHANNEL SELECT OPERATION

Figure 7 shows a simplified channel select circuit as part of the input stage schematic. The channel select includes an internal level shift through two diodes to compare into a differential stage biased with three diodes above ground. Full switching of the differential stage occurs at approximately two diodes above ground (plus a slight IR drop) to give the nominal 1.25V switching point. The reverse channel will be selected when the  $F/\bar{R}$  pin voltage is  $< 0.9\text{V}$  while the forward channel will be selected when the control pin voltage is  $> 1.6\text{V}$ . Leaving the  $F/\bar{R}$  pin unconnected will default to the high state with the Forward channels selected. This low switching threshold, with minimal current requirements, allows very low-voltage CMOS logic to be directly interfaced to the  $F/\bar{R}$  pin.

When the  $F/\bar{R}$  pin is at ground, each channel select circuit sends approximately 35 $\mu$ A out of the  $F/\bar{R}$  pin. Since there are two channels on each of the two select pins (pins 3 and 34), this gives the specified total sinking current when each  $F/\bar{R}$  pin is low of 70 $\mu$ A in each pin. As the control logic goes high, this bias current is diverted through two diodes connected across the differential stage—intended to clamp the maximum differential voltage across this stage. This gives a zero current requirement at the control pins in the logic high state.

## THERMAL ANALYSIS

Neither heatsinking nor airflow will be required for most applications of the MPA4609. Exceptional performance over temperature is maintained using carefully designed temperature coefficients for the quiescent currents in each stage. The common-mode reference shows very little change over temperature. The limit to operation will then be either the maximum system defined junction temperature or the specified absolute maximum of junction temperature of 150 $^{\circ}\text{C}$ .

Operating junction temperature ( $T_J$ ) is given by  $T_A + P_D \cdot \theta_{JA}$ . The total internal power dissipation ( $P_D$ ) is the sum of quiescent power ( $P_{DQ}$ ) and additional power dissipated in the output stage ( $P_{DL}$ ) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  will be very low due to the internal 470 $\Omega$  output resistors. To get a worst-case output stage power estimate, consider the outputs to be grounded—giving an average output current on each side set by  $V_{CM} / 470\Omega = 4.5\text{mA}$ . Putting 4.5mA in each of the eight output stages (two for each of the four differential pairs) times the total internal voltage drop of  $V_S$  gives an absolute worst-case output stage power dissipation = 180mW total for all channels.

Continuing this worst-case example, compute the maximum  $T_J$  using this maximum output stage power and the maximum quiescent power. Operating at the maximum specified ambient temperature of +85 $^{\circ}\text{C}$ , the maximum internal power is given in Equation 6:

$$P_D = 5\text{V} \cdot 52\text{mA} + 180\text{mW} = 440\text{mW}$$

$$\text{Maximum } T_J = +85^{\circ}\text{C} + (0.44\text{W} \cdot 60^{\circ}\text{C/W}) = 111.4^{\circ}\text{C}.$$

All actual applications will operate at a lower junction temperature than the 111.4°C computed above. Compute your actual output stage power to get an accurate estimate of maximum junction temperature, or use the results shown here as an absolute maximum.

The “I” suffix indicates operation from –40°C to +85°C ambient. As the Typical Characteristic curves show, D.C. performance is stable over a very wide temperature range. However, since the intended application is only for a commercial 0°C to +70°C range, min/max specifications are provided only over this range.

## BOARD LAYOUT

Achieving optimum performance with a high-frequency amplifier like the MPA4609 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

**a) Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and input pins can cause unintentional bandlimiting of the signal. To reduce unwanted capacitance, create a window around the signal I/O pins in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board. Also, since the outputs are differential, maintain adequate output trace separation to keep the parasitic differential output capacitance low.

**b) Minimize the distance** (< 0.25") from the power supply pins to high frequency 0.1µF and 1000pF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. Larger (2.2µF to 6.8µF) decoupling capacitors, effective at lower frequency, should also be used on the supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.

**c) Careful selection and placement of external components will preserve the high frequency performance of the MPA4609.** Use resistors that have low reactance at high frequencies. Surface mount resistors work best and allow a tighter overall layout. Metal film and carbon composition axially-leaded resistors can also provide good high-frequency performance. Again, keep their leads and PC board trace length as short as possible. Never use

wirewound type resistors in a high-frequency application. Since the output pins are the most sensitive to parasitic capacitance, always position the series output blocking capacitor, if any, as close as possible to the output pin. Keep resistor values as low as possible, consistent with load driving considerations.

**d) Socketing a high-speed part like the MPA4609 is not recommended.** The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network, which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the MPA4609 onto the board.

## INPUT AND ESD PROTECTION

The MPA4609 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are not reflected in the Absolute Maximum Ratings table as this device is only intended for +5V (±10%) supply operation. Internal breakdowns are typically > 12V, but an Absolute Maximum Rating of +7V is




FIGURE 16. Internal ESD Protection.

shown to limit application at supplies far higher than the MPA4609 design and characterization point.

All device I/O pins are protected with internal ESD protection diodes to the power supply and ground as shown in Figure 16.

These diodes provide moderate protection to input overdrive voltages beyond the supply and ground as well. The protection diodes can typically support 30mA continuous current. Where large common-mode or differential mode transients are possible, current limiting series resistors may be added on the differential inputs. Keep this resistor value as low as possible since high values degrade both noise performance and frequency response.

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| MPA4609IPFBR     | ACTIVE                | TQFP         | PFB             | 48   | 2000        | TBD                     | CU NIPDAU        | Level-2-220C-1 YEAR          |
| MPA4609IPFBT     | ACTIVE                | TQFP         | PFB             | 48   | 250         | TBD                     | CU NIPDAU        | Level-2-220C-1 YEAR          |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>  |  | <b>Applications</b> |  |
|------------------|--|---------------------|--|
| Amplifiers       | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio               | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters  | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive          | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP              | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Broadband           | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface        | <a href="http://interface.ti.com">interface.ti.com</a>             | Digital Control     | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic            | <a href="http://logic.ti.com">logic.ti.com</a>                     | Military            | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt       | <a href="http://power.ti.com">power.ti.com</a>                     | Optical Networking  | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security            | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
|                  |  | Telephony           | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
|                  |  | Video & Imaging     | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                  |  | Wireless            | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265