16-Bit Original Microcontroller смоз

F²MC-16LX MB90M405 Series

Built in FL Display Controller Circuit

MB90MF408/M408/M407/MF408A/ MB90M408A/M407A

DESCRIPTION

The MB90M405 series is a general-purpose 16-bit microcontroller, developed for applications requiring fluorescent display tube panel control. Each microcontroller is equipped with 60 highly voltage-resistant output pins, needed for fluorescent display control. The command structure inherits the same AT architecture as the F^2MC-8L and $F^2MC-16L$, in order to provide enhanced C-language support, improved extended/signed multiplication/division instructions in addressing mode, and enhanced bit processing. In addition, an onboard 32-bit accumulator allows long word processing.

Note : F²MC stands for FUJITSU Flexible MicroController, and is a registered trademark of Fujitsu Limited.

■ FEATURES

Clock

- Internal PLL clock multiplication circuit
- Oscillation clock
 - 1/2 main oscillation clock

1-4x PLL oscillation clock (2.1 MHz to 16.8 MHz at 4.2 MHz oscillation), can be set from machine clock

- Minimum instruction execution time : 59.5 ns (operating at 4.2 MHz oscillation, 4x PLL clock, Vcc = 3 V)
- Oscillation clock can generate 1/16, 1/32, 1/64, and 1/128 external clock outputs.
- Maximum memory space : 16 Mbytes
 - Can also use 24-bit addressing

PACKAGE





· Command structure optimized for controller applications

- Able to handle following data types : bit, byte, word, and long word
- 23 types of addressing mode
- High code efficiency (compiler)
- Enhanced calculation precision using a 32-bit accumulator
- Enhanced signed multiplication and division instructions and RETI instructions

• Command structure supports C language/multitasking

- Employs system stack pointers
- · Instruction set had symmetry and barrel shift instruction functions
- Program patch functions (2-address pointers)
- Improved execution speed
 - 4-byte built-in instruction queue allows instructions to be read ahead of time, speeding up execution.
 - Interrupt function
 - 8 programmable priority level settings
 - · Incorporates powerful 32-factor interrupt function
- Data transfer function
- Extended intelligent I/O service function : allows up to 16 channels to be set
- Low-power consumption modes
 - Sleep mode (CPU operation clock stops)
 - Timebase timer mode (oscillation clock and timebase timer operate)
 - Stop mode (oscillation clock stops)
 - CPU intermittent operation mode (CPU operates intermittently at the specified intervals)
- Package
 - QFP-100 (FPT-100P-M06 : 0.65 mm pin pitch)
- Process
- CMOS technology
- I/O ports : Maximum 26 (26 ports, also used for internal resources)
- Timebase timer : 1 channel
- Watchdog timer : 1 channel
- 16-bit reload timer : 3 channels
- 16-bit freerun timers : 1 channel
- Output compare : 1 channel
 - If the count value of the 16-bit freerun timer and compare register setting match, an interrupt request can be output
- Input capture : 2 channels
 - By detecting a valid edge in a signal input from the external input pin, it is possible to read the 16-bit freerun timer count into the input capture data register, and output an interrupt request.
- Serial I/O : 2 channels
- UART : 2 channels
 - Includes full-duplex double buffer (8 bits length)
 - Can be set to asynchronous transfer or clock-synchronized serial transfer (I/O extended serial)
- DTP/external interrupt (4 channels)
 - Extended intelligent I/O service can be started via external input
 - It is possible to generate an internal hardware interrupt via external input
- Delayed interrupt generation module
 - · It is possible to output task switching interrupt requests
- 8/10 bit A/D converter (16 channels)
 - Choice of 8 and 10-bit resolution selectable

- FL-control circuit
 - FL driver control enabled (up to 32 digits and up to 59 segments with automatic display control)
 - Any number between 1 and 32 digits can be set
 - Dimmer setting possible
 - LED driver control enabled (up to 16 with automatic display control)
 Up to 16 automatic display control possible at 1/2 duty
- Time clock output circuit
 - Can be set to 1/32, 1/64, 1/128, or 1/256 of oscillation clock

■ PRODUCT LINEUP

Dent Number	MB90MF408*1	MB90MF408 ¹¹ MB90M408 ¹¹ MB90M407 ¹¹ MB90MV405					
Part Number	MB90MF408A*2 MB90M408A*2 MB90M407A*2						
Classification	Internal flash memory type	Internal mask ROM type I Evaluat					
ROM size	128 K	bytes	96 Kbytes	None onboard			
RAM size	4 Kt	oytes	4 Kbytes	4 Kbytes			
CPU functions	Number of basic instructions: 351Minimum instruction execution time: 59.5 ns/4.2 MHz (with x4 multiplier)Addressing modes: 23Program patch function: 2 address pointersMaximum memory space: 16 Mbytes						
Ports	26 (CMOS) I/O ports	(26 ports, also used fo	r resources)				
FL-control circuit	60 FL outputs possible (during LED control, 43 FL output and 17 LED control) FL and LED driver control enabled During FL driver control, both digit and segment dimmer setting possible						
Serial I/O (UART)	Includes full-duplex double buffer Clock-synchronized/asynchronous settings available Can also be used as clock synchronized extended I/O serial Also equipped with dedicated baud rate generator 4 channels built in (2 channels also used for UART)						
16-bit reload timers	16-bit reload timer operation (can be set to toggle or one-shot output) Event count function can be set 3 channels built in						
16-bit freerun timer	One 16-bit output comparison channel (for clearing freerun timer) Two 16-bit input capture channels						
8/10 bit A/D converter	16 channels (input multiplex) Choice of 8 and 10-bit resolution available Conversion time : 5.9 μ s (when machine clock operating at 16.8 MHz)						
Time clock output circuit	Possible to divide external input clock and output externally Programmable divisions : 16/32/64/128						
I ² C Bus	One I ² C interface channel built in						
DTP/external interrupt	4 independent channels (also used with A/D input) Interrupt factors : can be set to "L" \rightarrow "H" edge/"H" \rightarrow "L" edge/"L" level/"H" level						
Low-power modes	Sleep mode/timebase timer mode, stop mode, and intermittent CPU mode						
Process	CMOS						
Package	C	PP-100 (0.65 mm pitc	h)	PGA256			
Operating voltage		$3.3 \text{ V} \pm 0.3 \text{ V}$ (16.8	MHz : 4.2 MHz 4x)				

*1 : All FL-output pins (FIP0 to FIP59) have pull downs

*2 : Some FL-output pins (FIP0 to FIP16) do not have pull downs. The remaining FL-output pins (FIP17 to FIP59) have pull downs.

■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin No.		Circuit State/		Description					
QFP-100M06	Pin Name	Туре	Function at Reset	Description					
82, 83	X0, X1	А	Oscillating	Oscillation input pin When connected to external clock, please free pin X1					
77	RST	В	Reset input	External reset input pin					
85 to 100	FIP0 to FIP15			Set when FL driver authorized					
85 10 100	LED0 to LED15		Vкк	Set when LED driver authorized					
1	FIP16	С	Pull-down	Set when FL driver authorized					
	LED16	•	output	Set when LED driver authorized					
2 to 10 12 to 19	FIP17 to FIP33		(If pull-down resistance						
20 to 22 24 to 41 43 to 47	FIP34 to FIP59	D	is set)	Dedicated FL driver output pin					
	P80			I/O port					
	IC0			Input capture channel 0 is external trigger input pin					
52	INTO			External interrupt input channel 0 is external factor in- put pin Accepted when bit EN0 set to enabled					
	P81			I/O port					
	IC1			Input capture channel 1 is external trigger input pin					
53	INT1								
	P82			I/O port					
54	SIO	E	E	E	E	E	Port input (Hi-z)	Serial data input pin for serial I/O channel 0 During input operation by serial I/O channel 0, pin is used continuously, so do not use as a different pin	
	P83			I/O port					
55	SC0			Serial clock I/O pin for serial I/O channel 0 Effective when serial clock output for serial I/O channel 0 enabled					
	P84			I/O port					
56	SO0			Serial data output pin for serial I/O channel 0 Effective when serial data output for serial I/O channel 0 enabled					
	P85			I/O port					
57	SI1			Serial data input pin for serial I/O channel 1 During input operation by serial I/O channel 1, pin is used continuously, so do not use as a different pin					

Pin No.		Circuit	State/	
QFP-100M06	Pin Name	Туре	Function at Reset	Description
	P86			I/O port
58	SC1	E		Serial clock I/O pin for serial I/O channel 1 Effective when serial clock output for serial I/O channel 1 enabled
	P87			I/O port
59	SO1			Serial data output pin for serial I/O channel 1 Effective when serial data output for serial I/O channel 1 enabled
	P90			I/O port (however, N-ch open drain)
60	SDA	G	Port input (Hi-z)	I ² C interface data I/O pin. This function is effective when I ² C interface operation is enabled. While the I ² C interface is operating, set the port to input (DDR9 : bit 8 = 0).
	SO3			Serial data output pin for serial I/O channel 3 Effective when serial data output for serial I/O channel 3 enabled
	P91			I/O port (however, N-ch open drain)
61	SCL	G		I ² C interface clock I/O pin. This function is effective when I ² C interface operation is enabled. While the I ² C interface is operating, set the port to input (DDR9 : bit 9 = 0).
	SC3	•		Serial clock I/O pin for serial I/O channel 3 Effective when serial clock output for serial I/O channel 3 enabled
	PA0			I/O port
64	ANO			Channel 0 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)
	ТМСК			Time clock output pin. Effective when output enabled. Note that this is not effective when analog input enabled via ADER.
PA1 to PE	PA1 to PB2			I/O port
65 to 74	AN1 to AN10	F Analog inpu	Analog input	Channels 1 to 10 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)
	PB3]		I/O port
75	AN11			Channel 11 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)
	SI2			Serial data input pin for serial I/O channel 2 During input operation by serial I/O channel 2, pin is used continuously, so do not use as a different pin

(Continued) Pin No.		Cir-	State/	
QFP-100M06	Pin Name	cuit Type	Function at Reset	Description
	PB4			I/O port
	AN12			Channel 12 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)
76	SC2			Serial clock I/O pin for serial I/O channel 2 Effective when serial clock output for serial I/O channel 2 en- abled
	TINO			External clock input pin of reload timer channel 0 Effective when external clock input enabled (ADER is priori- tized)
	PB5			I/O port
	AN13	F	Analog input	Channel 13 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)
78 SO2				Serial data output pin for serial I/O channel 2 Effective when serial data output for serial I/O channel 2 en- abled
	TO0			External event output pin of reload timer channel 0 Effective when external event output enabled (ADER is pri- oritized)
PB6 to PB7				I/O port
79, 80	AN14 to AN15			Channels 14 and 15 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)
10,00	INT2 to INT3			External interrupt input channels 2 and 3 are external factor input pins Accepted when bits EN2 and EN3 set to enabled
62	AVcc			Vcc power input pin of analog macro
63	AVss	Н	Power input	Vss power input pin of analog macro
48	Vкк			Power pin of pull-down side during high voltage resistant out- put
49	MD0			Input pin for specifying operating mode. Connect to V_{CC} . Additionally, when flash boot program is being used, be sure to switch to V_{SS} .
50	MD1	В	Mode pins	Input pin for specifying operating mode. Connect to Vcc.
51	MD2			Input pin for specifying operating mode. Connect to V_{SS} . Additionally, when flash boot program is being used, be sure to switch to V_{CC} .
11, 42	Vss-IO			I/O power (0 V : GND) input pin
23	VDD-FIP		Power input	FIP power (3 V : Vcc) input pin
81	Vss-CPU		Power input	Control circuit power (0 V : GND) input pin
84	Vcc-CPU			Control circuit power (3 V : Vcc) input pin

■ I/O CIRCUITS



Туре	Circuit	Remarks
F	Pch Pout Nch Nout 777 R Do-Do-Hysteresis input Standby control Analog input	 Analog/CMOS hysteresis I/O pin CMOS output CMOS hysteresis input CMOS hysteresis input (Equipped with function to block input during standby) Analog input (When ADER-compatible bit is "1" analog input is enabled) IoL = 4 mA
G	Pch R Hysteresis input Standby control	 N-ch open drain output CMOS hysteresis input (Equipped with function to block input during standby) Unlike the CMOS I/O pin, there is no Pch transistor. Therefore, when the de- vice power is shut off, there will be no flow of current to the device power (Vcc-IO/Vcc-CPU), even if external voltage is applied to the pin.
Н	Pch IN Nch 777	Analog power input protection circuit

HANDLING DEVICES

This section contains important information on handling the device, regarding the following :

- Do not exceed maximum rated voltage (to prevent latch-up)
- Supply voltage stability
- Power-on precautions
- Treatment of unused pins
- Treatment of A/D converter power supply pin
- Notes on using external clock
- Power supply pin
- Sequence for applying power analog input of A/D converter
- Output of high-voltage output pin (circuit types C & D)

• Do not exceed maximum rated voltage (to prevent latch-up)

- With a CMOS IC, if voltage above Vcc or below Vss is applied to an output or input pin other than a medium/ high voltage resistance pin, or if voltage between Vcc and Vss, but exceeding the rated voltage, is applied, a latch-up state could be generated. In the event of a latch-up, the power current will increase drastically, possibly destroying the chip due to overheating. For this reason, make sure not to exceed the maximum rating.
- When applying or shutting off analog power, make sure that the analog power (AVcc) and analog input voltage do not exceed the digital power voltage (Vcc).

• Supply voltage stability

Even within the scope of operational protection for Vcc power voltage, a sudden increase in power voltage could cause the unit to malfunction. For this reason, please stabilize the Vcc power voltage.

The standard for stabilizing voltage is a V_{cc} ripple fluctuation (peak to peak value) of no more than 10% of standard V_{cc} power voltage at commercial power frequencies (50 Hz to 60 Hz), and an excess fluctuation rate of no more than 0.1 V/ms for instantaneous changes when switching power.

Power-on precautions

When turning on the power, ensure that the power voltage (V_{CC}) power-up time is at least 50 microseconds (0.2 V to 2.7 V), in order to keep the built-in step-down circuit from malfunctioning.

• Treatment of unused pins

Leaving unused input pins free could cause permanent damage due to malfunctions and latch-ups. For this reason, set unused input pins to pull-up or pull-down via resistance of 2 k Ω or more. Additionally, if there are unused I/O pins, either set them to output and leave them free, or set them to input and treat them as input pins.

Notes on using external clock

When using an external clock, please drive pin X1 only, and free pin X1. An example of using an external clock is shown in the figure below:



• Power supply pin

- When there are multiple Vcc/Vss, in order to prevent latch-ups and other malfunctions, then from design considerations, although pins of the same potential are connected device-internally, make sure to connect the Vcc and Vss pins to power and grounds, in order to reduce unneeded radiation, and prevent strobe signal malfunctions due to rises in ground level.
- Connect Vcc and Vss to MB90M405 series devices from a current supply source at low impedance.
- Connect an approximately 0.1 μF capacitor as a bypass capacitor between the Vcc and Vss, near the Vcc and Vss pins, in order to combat power-source noise in MB90M405 series devices.

• Crystal Oscillation Circuit

- Noise to the X0 and X1 pins can cause MB90M405 series devices to malfunction. Design the printed circuit board so that pins X0 and X1, and the crystal oscillator (or ceramic oscillator) and the capacitor to the ground, are near pins X0 and X1, and not crossing the X0 and X1, or other wiring.
- Stable operation can be expected from PCB artwork that surrounds pins X0 and X1 with grounds.

• Sequence for applying power analog input of A/D converter

- Always make sure to apply voltage to the digital power pin (Vcc) before applying voltage to the A/D converter power pin (AVcc) and analog input pins (AN0 to AN15).
- When shutting off the power, shut off digital power (Vcc) after shutting off A/D converter power and analog input.
- If a port pin also used for analog input is used as an input port, make sure that the analog input voltage does not exceed AVcc (there is no problem with simultaneously applying and cutting analog and digital power).

• Pin handling when not using A/D converter

• When not using the A/D converter, connect so that AVcc = Vcc and AVss = Vss.

• Output of high-voltage resistance output pin (circuit types C & D)

If using high voltage-resistance output (circuit types C & D) as the ordinary output port, when outputting "L" level, a value of pulldown for V_{KK} pin voltage is output. In this case, the V_{KK} level voltage is applied to the external circuit, so add a diode clamp circuit as shown in the figure below:



Notes on PLL clock mode

If the oscillator is disconnected, or clock input stops, when the PLL clock is selected on the microcontroller, the microcontroller may continue to operate, using the freerun frequency of the PLL-internal self-exciting oscillation circuit. This operation is not guaranteed.

BLOCK DIAGRAM



■ MEMORY MAP



Model	Address #1	Address #2	Address #3
MB90M407	FE8000н	004000н	001100н
MB90M408	FE 0000н	004000н	001100н
MB90MF408	FE0000н	004000н	001100н
MB90MV405	F80000⊦*	004000н	001100н

*: V products have no built-in ROM. Show the ROM decode area on the tool side.

The purpose of the ROM mirror function is to use a small C compiler model.

The lower 16-bit address of the FF bank is the same as the lower 16-bit address of the 00 bank. However, as the ROM area of the FF bank exceeds 48 Kbytes, a mirror image of all the data in the ROM area cannot be shown in the 00 bank.

When using a small C compiler model, storing a data table in "FF4000_H to FFFFF_H" allows a mirror image of the data table to be shown in "004000_H to 00FFFF_H". Consequently, it is possible to refer to the data table in the ROM area without declaring a far pointer.

- When setting the ROM mirror function register, a mirror image of the data in the upper side of bank FF ("FF4000H to FFFFFH") can be seen in the upper side of bank 00 ("004000H to 00FFFFH").
- See "■ PERIPHERAL FUNCTIONS 15. ROM Mirror Function Selection Module" for details on setting the ROM mirror function.

■ I/O MAP

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value		
000000н to 000007н		Access prohibited					
00008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXXXXB		
000009н	PDR9	Port 9 data register	R/W	Port 9	XXXXXXXXB		
00000Ан	PDRA	Port A data register	R/W	Port A	XXXXXXXXB		
00000BH	PDRB	Port B data register	R/W	Port B	XXXXXXXXB		
00000Cн to 000017н		Access prohibited					
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000000		
000019н	DDR9	Port 9 direction register	R/W	Port 9	XXXXXX 0 0 _B		
00001Ан	DDRA	Port A direction register	R/W	Port A	00000000B		
00001Вн	DDRB	Port B direction register	R/W	Port B	00000000B		
00001Cн to 00001Dн		Access prohibited					
00001Eн	ADER0	Analog input enable register 0	R/W	Port A, A/D	11111111 _B		
00001Fн	ADER1	Analog input enable register 1	R/W	Port B, A/D	11111111 _B		
000020н	SMR0	Mode register ch 0	R/W		0 0 0 0 0 X 0 0 _B		
000021н	SCR0	Control register ch 0	R/W		$0\ 0\ 0\ 0\ 0\ 1\ 0\ 0_B$		
000022н	SIDR0	Input data register ch 0	R	UART ch0	0 0 0 0 0 0 0 0 0 _B		
0000228	SODR0	Output data register ch 0	W		XXXXXXXXB		
000023н	SSR0	Status register ch 0	R/W		$0\ 0\ 0\ 0\ 1\ 0\ 0_B$		
000024н	SMR1	Mode register ch 1	R/W		0 0 0 0 0 X 0 0 _B		
000025н	SCR1	Control register ch 1	R/W		00000100в		
000026н	SIDR1	Input data register ch 1	R	UART ch1	XXXXXXXXB		
0000208	SIDR2	Output data register ch 1	W		ллллллв		
000027н	SSR1	Status register ch 1	R/W		00001000 _B		
000028н	CDCR0	Communication prescaler control register ch 0	R/W	Communication prescaler 0	0 XXX 0 0 0 0в		
000029н	CDCR1	Communication prescaler control register ch 1	R/W	Communication prescaler 1	0 XXX 0 0 0 0в		

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value	
00002Ан	IBSR	l ² C status register	R		00000000	
00002Вн	IBCR	I ² C control register	R/W		00000000	
00002Сн	ICCR	I ² C clock control register	R/W	I ² C interface	XX 0 XXXXX _B	
00002Dн	IADR	I ² C address register	R/W		XXXXXXXXB	
00002Ен	IDAR	I ² C data register	R/W		XXXXXXXXB	
00002Fн	ISEL	I ² C port selection register	R/W		XXXXXXX 0 _B	
000030н	ENIR	DTP/external interrupt enable register	R/W		ХХХХ 0 0 0 0в	
000031н	EIRR	DTP/external interrupt factor register	R/W	DTP/external interrupt	XXXXXXXXB	
000032н	ELVR	Request level setting register	R/W	interrupt	00000000	
000033н		Access prohi	bited		•	
000034н	ADCS0	A/D control status register 0 (low-order)	R/W		0 0 XXXXXXB	
000035н	ADCS1	A/D control status register 1 (high-order)	R/W	A/D converter	XXXXXXXX	
000036н	ADCR0	A/D data register 0(low-order)	R/W		XXXXXXXXB	
000037н	ADCR1	A/D data register 1 (high-order)	R/W		00000XXX _B	
000038н	Access prohibited					
000039н	ADMR	A/D conversion channel setting register	R/W	A/D converter	00000000	
00003Ан						
to 00003Fн		Access prohibited				
000040н	TCCS	Timer counter control status register	R/W	16-bit free-run timer	00000000	
000041н		Access prohi	bited			
000042н		_			00000000	
000043н	TCDT	Timer counter data register	R/W	16-bit free-run timer	00000000	
000044н	15.00				XXXXXXXX	
000045н	IPC0	Input capture data register ch 0	R		XXXXXXXX	
000046н	1504			Input capture	XXXXXXXXB	
000047н	IPC1	Input capture data register ch 1	R		XXXXXXXX	
000048н	ICS01	Input capture control status register	R/W	-	00000000	
000049н		Access prohi	bited			
00004Ан	00050		5 / 1 /		XXXXXXXX	
00004Bн	OCCP0	Output compare register	R/W	Output compare	XXXXXXXX	
00004Cн	OCS0	Output compare control status register	R/W	1	XX 0 0 XXX 0 _B	
00004DH		Reserved	d			
00004Eн to 00004Fн		Access prohi	bited			

TMCSR0 Timer control status register ch 0 R/W 16-bit reload XXX 000052+ TMR0/ 16-bit timer register ch 0 (R) TMR0 register ch 0 (W) TMR0 register ch 0 (W) XXX 000053+ TMRCSR1 16-bit reload register ch 0 (W) TMRLR0 register ch 0 (W) TMR1/W 16-bit reload XXX 000054+ TMCSR1 Timer control status register ch 1 (W) R/W 16-bit reload XXX 000057+ TMR1/ 16-bit timer register ch 1 (R) TMR1 register ch 1 (W) TMR1 register ch 1 (W) TMR1 register ch 1 (W) XXX 000058+ TMR2/ 16-bit reload register ch 2 (R) TMR1R1 W 16-bit reload XXX 000058+ TMR2/ 16-bit timer register ch 2 (R) TMR1/2 register ch 2 (R) TMR1/2 register ch 2 (W) 16-bit reload XXX 000058+ TMR2/ 16-bit reload register ch 2 (W) TMR1/2 W 16-bit reload XXX 000058+ TMR2/ 16-bit reload register ch 2 (W) TMR1/2 W 16-bit reload XXX 000058+ TMR2/ 16-bit reload register ch 2 (W) TMR1/2 W						
000051н Image: constraint of the sector of th	000000в					
000052н 000053н TMR0/ TMRLR0 16-bit timer register ch 0 (R) 16-bit reload register ch 0 (W) TMR0 : R TMRLR0: W timer ch 0 XX XX 000054н 000055н TMCSR1 Timer control status register ch 1 (R) 16-bit reload register ch 1 (W) R/W 16-bit reload timer ch 1 16-bit timer register ch 1 (R) 16-bit reload register ch 1 (W) TMR1: R TMRLR1: W 16-bit reload register ch 1 (W) TMR1: R TMRLR1: W 16-bit reload register ch 2 (R) 16-bit reload register ch 2 (R) TMR2: R TMRLR2: W 16-bit reload register ch 2 (R) 16-bit reload register ch 2 (W) TMR2: R TMRLR2: W 16-bit reload register ch 2 (R) 16-bit reload register ch 2 (W) TMR2: R TMRLR2: W 16-bit reload register ch 2 (R) 16-bit reload register ch 2 (W) TMR2: R TMRLR2: W 16-bit reload register ch 2 (W) XXX XXX XXX XXX 00005CH to 00005CH to 00006CH SMCS2 Serial mode control status register ch 2 (W) R/W Serial I/O ch 2 XXX XXX XXX 00006CH to 00006CH SMCS3 Serial shift data register ch 2 R/W Serial I/O ch 3 XXX XXX XXX 000063+ SMCS3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 0000664+ SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 0000664+<	ХХ 0 0 0 0в					
000053н TMRLR0 16-bit reload register ch 0 (Ŵ) IMRLR0 : W MRLR0 : W XXX 000054н TMCSR1 Timer control status register ch 1 (R) R/W 16-bit reload timer ch 1 XXX 000055н TMR1/ 16-bit timer register ch 1 (R) TMR1 : R, TMRLR1 XXX 000058н TMCSR2 Timer control status register ch 2 (R) TMR2 : R, TMRLR2 : W R/W 16-bit reload timer ch 2 (X) XXX 000058н TMR2/ 16-bit timer register ch 2 (R) TMR2 : R, W 16-bit reload timer ch 2 (W) XXX 000058h TMR2/ 16-bit reload register ch 2 (W) TMR2 : R, W XXX 000058h TMR2/ 16-bit reload register ch 2 (W) TMR2 : R, W XXX 000058h TMR2/ 16-bit reload register ch 2 (W) R/W Serial I/O ch 2 XXX 000058h SMCS2 Serial mode control status register ch 2 (W) R/W Serial I/O ch 2 XXX 000064h SMCS3 Serial shift data register ch 3 R/W Serial I/	(XXXXXXB					
0000055н TMCSR1 Timer control status register ch 1 R/W 16-bit reload timer ch 1 XXX 000056н TMR1/ 16-bit timer register ch 1 (R) TMR1 : R TMRLR1 TMR1 : R TMRLR1 XXX 000057н TMRLR1 16-bit reload register ch 1 (W) TMR1 : R TMRLR1 XXX 000058н TMCSR2 Timer control status register ch 2 (W) R/W 16-bit reload timer ch 2 XXX 000058н TMR2/ 16-bit timer register ch 2 (R) TMR2 : R 16-bit reload timer ch 2 XXX 000058h TMR2/ 16-bit reload register ch 2 (W) TMR2 : R 16-bit reload timer ch 2 XXX 000058h TMR2/ 16-bit reload register ch 2 (W) TMRLR2 : W 16-bit reload timer ch 2 XXX 000058h TMR2 R 16-bit reload register ch 2 (W) TMR2 R 16-bit reload timer ch 2 XXX 000058h TMR2 R 16-bit reload register ch 2 (W) TMR2 R XXX 000058h SMCS2 Serial mode control status register ch 2 R/W Serial I/O ch 3 XXX 000063h SMCS3 Serial	(XXXXXX _B					
000055н Constrained	000000в					
000056н TMR1/ TMRLR1 16-bit timer register ch 1 (R) 16-bit reload register ch 1 (W) TMR1: R TMRLR1: W timer ch 1 XXX XXX 000057н TMR2R1 16-bit reload register ch 1 (W) R/W 16-bit reload XXX 000058н TMCSR2 Timer control status register ch 2 (R) R/W 16-bit reload XXX 00005Aн TMR2/ 16-bit timer register ch 2 (R) TMRLR2: TMRLR2: 16-bit reload register ch 2 (W) XXX 00005CH TMRLR2 16-bit timer register ch 2 (W) TMRLR2: XXX 00005CH SMCS2 Serial mode control status register ch 2 N/W Serial I/O ch 2 XXX 000060H SMCS2 Serial shift data register ch 2 R/W Serial I/O ch 2 XXX 000061H SMCS3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000064H SMCS3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000065H SMCS3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000066H SDR3 <td>ХХ 0 0 0 0в</td>	ХХ 0 0 0 0в					
000057н TMRLR1 16-bit reload register ch 1 (Ŵ) IMRLR1 : W IMRLR1 : W XXX 000058н TMCSR2 Timer control status register ch 2 (R) R/W 16-bit reload timer ch 2 (XX) XXX 000058н TMRLR2 16-bit timer register ch 2 (R) TMRLR2 : MRLR1 timer ch 2 (XX) XXX 000058н TMRLR2 16-bit timer register ch 2 (R) TMRLR2 : MRLR2 : XXX 000058rh TMRLR2 16-bit reload register ch 2 (W) TMRLR2 : MRLR2 : XXX 000058rh TMRLR2 16-bit reload register ch 2 (W) TMRLR2 : XXX XXX 000058rh Serial mode control status register ch 2 (W) R/W Serial I/O ch 2 (XXX) XXX 000060rh SMCS2 Serial shift data register ch 2 (XX) R/W Serial I/O ch 2 (XXX) XXX 000063rh SMCS3 Serial mode control status register ch 3 (XXX) R/W Serial I/O ch 3 (XXX) XXX 000064rh SMCS3 Serial shift data register ch 3 (XXX) R/W Serial I/O ch 3 (XXX) XXX 000066rh SDR3	(XXXXXX _B					
000059н TMCSR2 Timer control status register ch 2 R/W 16-bit reload timer ch 2 XXX 00005AH TMR2/ 16-bit timer register ch 2 (R) TMRLR2: TMRLR2: XXX 00005BH TMRLR2 16-bit timer register ch 2 (W) TMRLR2: TMRLR2: XXX 00005CH to 16-bit reload register ch 2 (W) TMRLR2: XXX 00005CH to Access prohibited XXX 00005FH Serial mode control status register ch 2 R/W Serial I/O ch 2 XXX 000060H SMCS2 Serial shift data register ch 2 R/W Serial I/O ch 2 XXX 000062H SDR2 Serial shift data register ch 2 R/W Serial I/O ch 2 XXX 000063H SMCS3 Serial mode control status register ch 3 R/W Serial I/O ch 3 XXX 000066H SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000067H SDR2 Serial shift data register ch 3 R/W XXX XXX 000066H SDR3	(XXXXXX _B					
000059н Image: Constraint of the constraint	000000в					
$ \begin{array}{c c c c c c c } \hline 00005AH \\ \hline 00005BH \\ \hline TMRLR2 \\ \hline 16-bit reload register ch 2 (R) \\ 16-bit reload register ch 2 (W) \\ \hline 16-bit reload register ch 2 (W) \\ \hline 16-bit reload register ch 2 (W) \\ \hline W \\ \hline \Psi \\ \hline W \\ \hline \Psi \\ \hline W \\ \hline \Psi \\ \hline \hline \hline \Psi \\ \hline \hline \Psi \\ \hline \hline \hline \hline$	ХХ 0 0 0 0в					
ОООО5Вн TMRLR2 16-bit reload register ch 2 (Ŵ) IMRLR2 : W MRLR2 : W XXX ОООО5Сн to 00005Fн	(XXXXXX _B					
to 00005Fн Access prohibited 000060H SMCS2 Serial mode control status register ch 2 R/W Serial I/O ch 2 XXX 000062H SDR2 Serial shift data register ch 2 R/W Serial I/O ch 2 XXX 000063H SDR2 Serial shift data register ch 2 R/W XXX 000063H SDR2 Serial mode control status register ch 3 R/W XXX 000063H SMCS3 Serial mode control status register ch 3 R/W XXX 000065H SMCS3 Serial shift data register ch 3 R/W Serial I/O ch 3 00 0 000066H SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 00 0 000067H SDR3 Serial shift data register ch 3 R/W XXX 000067H SDR3 Serial shift data register ch 3 R/W XXX 000067H SDR3 Serial shift data register ch 3 R/W XXX 000068H FLC1 Display control register 1 W XXX	(XXXXXX _B					
00005Fн SMCS2 Serial mode control status register ch 2 R/W Serial I/O ch 2 XXX 000061н SDR2 Serial shift data register ch 2 R/W Serial I/O ch 2 XXX 000062н SDR2 Serial shift data register ch 2 R/W XXX 000063н SDR2 Serial mode control status register ch 3 R/W XXX 000063н SMCS3 Serial mode control status register ch 3 R/W Serial I/O ch 3 XXX 000066h SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000066h SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000067н SDR3 Serial shift data register ch 3 R/W XXX 000067h FLC1 Display control register 1 W XXX						
SMCS2 Serial mode control status register ch 2 R/W Serial I/O ch 2 00 0 0 000062н SDR2 Serial shift data register ch 2 R/W Serial I/O ch 2 0 0 0 000063н SDR2 Serial shift data register ch 2 R/W XXX 000063н C Access prohibited XXX 000064н SMCS3 Serial mode control status register ch 3 R/W Serial I/O ch 3 XXX 000066+ SDR3 Serial shift data register ch 3 R/W XXX 0 0 000067+ SDR3 Serial shift data register ch 3 R/W XXX XXX 000067+ SDR3 Serial shift data register ch 3 R/W XXX 000067+ SDR3 Serial shift data register 1 W XXX 000068+ FLC1 Display control register 1 W XXX						
000061н Serial I/O ch 2 00 0 0 000062н SDR2 Serial shift data register ch 2 R/W XX 000063н Concess prohibited XX 000064н SMCS3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000066н SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000066r SDR3 Serial shift data register ch 3 R/W XXX XXX 000067н Concess prohibited XXX XXX XXX 000068н FLC1 Display control register 1 W XXX	XX 0 0 0 0 _B					
000063н Access prohibited XXX 000064н SMCS3 Serial mode control status register ch 3 R/W Serial I/O ch 3 00 0 000065н SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 XXX 000066н SDR3 Serial shift data register ch 3 R/W XXX 000067н SDR3 Serial shift data register ch 3 R/W XXX 000067н FLC1 Display control register 1 W XXX	000010в					
000064н SMCS3 Serial mode control status register ch 3 R/W Serial I/O ch 3 XXX 000065н SDR3 Serial shift data register ch 3 R/W Serial I/O ch 3 0 0 0 000066н SDR3 Serial shift data register ch 3 R/W XXX 000067н Concess prohibited XXX 000068н FLC1 Display control register 1 W XXX	(XXXXXX _B					
SMCS3 Serial mode control status register ch 3 R/W Serial I/O ch 3 0 0 0 000066н SDR3 Serial shift data register ch 3 R/W XXX 000067н Constant Access prohibited XXX 000068н FLC1 Display control register 1 W XXX						
000065н Serial I/O ch 3 0 0 0 000066н SDR3 Serial shift data register ch 3 R/W XX 000067н Access prohibited XX 000068н FLC1 Display control register 1 W XXX	ХХ 0 0 0 0в					
O00067н Access prohibited 000068н FLC1 Display control register 1 W XXX	000010в					
000068 _H FLC1 Display control register 1 W XXX	(XXXXXX _B					
	Access prohibited					
	XXXX 0 0 _B					
000069⊢ FLC2 Display control register 2 W FL control circuit	000000в					
00006AH FLDG Digit setting register W	000000в					
00006B _H FLDC Digit number register W 000	000000в					
00006CH Access prohibited						
00006DH FLST Status register/definition register R FL control circuit XX 1	1 XXX 0 0 _B					
W FEST Status register/definition register W) XXXXXXB					
00006EH Access prohibited						
selection module	XXXXXX 1₅ (Continued)					

000070н to 000077н 000078н 000079н 00007Ан to	SEGD0 to 7 FLPD0 FLPD1 FLPD2	-	register FIP36 to 43	W		
000079н 00007Ан 00007Вн	FLPD1	-	FIP36 to 43			XXXXXXXXB
00007Ан 00007Вн		Port register		W	FL control circuit	00000000
00007Вн	FLPD2		FIP44 to 51	W		00000000
			FIP52 to 59	W		00000000
00009Dн			Access prohi	bited		
00009Ен	PACSR	Program address detection control status register	on	R/W	Address match detection function	000000000
00009Fн	DIRR	Delayed interrupt factor generation/cancel register		R/W	Delayed interrupt	XXXXXXX 0в
0000А0н	LPMCR	Low-power mode control register		R/W	Low-power	00011000в
0000А1н	CKSCR	Clock selection register		R/W	control circuit	1111100 _B
0000A2н to 0000A7н			bited			
0000А8н	WDTC	Watchdog timer control re	egister	R/W	Watchdog timer	ХХХХХ 1 1 1в
0000А9н	TBTC	Timebase timer control re	egister	R/W	Timebase timer	1 XX 0 0 1 0 0 _B
0000AAн to 0000AD			Access prohi	bited		
0000AEн	FMCS	Flash memory control status register		R/W	1 Mbit flash memory	000000000
0000AFн	TMCS	Time clock output control register		R/W	Clock division for time clock	ХХХХХ 0 0 0в
0000В0н	ICR00	Interrupt control register 00 (for writing)		W, R/W		00000111 _B
000000011		Interrupt control register 00 (for reading)		R, R/W		XX 0 0 0 1 1 1 _B
0000B1н	ICR01	Interrupt control register (01 (for writing)	W, R/W		00000111
000000		Interrupt control register 0	1 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B
0000В2н	ICR02	Interrupt control register (02 (for writing)	W, R/W		00000111 _B
00000211	101102	Interrupt control register 0	02 (for reading)	R, R/W	Interrupt	XX 0 0 0 1 1 1 _B
0000ВЗн	0000B3н ICR03	Interrupt control register (03 (for writing)	W, R/W	interrupt	00000111
		Interrupt control register 0	3 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B
0000B4н	ICR04	Interrupt control register (04 (for writing)	W, R/W		00000111
		Interrupt control register 0	4 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B
0000В5н	ICR05	Interrupt control register (05 (for writing)	W, R/W		00000111 _B
	101/00	Interrupt control register 0	05 (for reading)	R, R/W		XX 0 0 0 1 1 1 (Continued

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value	
0000В6н	ICR06	Interrupt control register 06 (for writing)	W, R/W		00000111в	
	ICRUO	Interrupt control register 06 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000B7 н	ICR07	Interrupt control register 07 (for writing)	W, R/W		00000111в	
0000071		Interrupt control register 07 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000 B 8н	ICR08	Interrupt control register 08 (for writing)	W, R/W		00000111в	
ООООВОН	ICRUO	Interrupt control register 08 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000000		Interrupt control register 09 (for writing)	W, R/W		00000111в	
0000В9н	ICR09	Interrupt control register 09 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
		Interrupt control register 10 (for writing)	W, R/W		00000111в	
0000ВАн	ICR10	Interrupt control register 10 (for reading)	R, R/W	laters of	XX 0 0 0 1 1 1 _B	
000000	ICR11	Interrupt control register 11 (for writing)	W, R/W	Interrupt	00000111в	
0000BBн	ICKII	Interrupt control register 11 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000000		Interrupt control register 12 (for writing)	W, R/W		00000111в	
0000ВСн	ICR12	Interrupt control register 12 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
000000	ICR13	Interrupt control register 13 (for writing)	W, R/W		00000111 _B	
0000BDн	ICKIS	Interrupt control register 13 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000BEн	ICR14	Interrupt control register 14 (for writing)	W, R/W		00000111в	
UUUUDEH	101/14	Interrupt control register 14 (for reading)	R, R/W		XX000111 _B	
000000	ICR15	Interrupt control register 15 (for writing)	W, R/W		00000111в	
0000BFн	ICKID	Interrupt control register 15 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000C0н to 0000FFн	Unused area					
000100н to #н	RAM area					
001100н to 0011FFн	FL000 to 255	Data RAM for display	R/W	FL control circuit	XXXXXXXX	
001200н to 0011FFн		Reserved area				

(Cont	(hound
(00111	inued)

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value	
001FF0н		Program address detection register (low-order)	R/W		XXXXXXXXB	
001FF1⊦	PADR0	Program address detection register (middle-order)	R/W		XXXXXXXX	
001FF2н		Program address detection register (high-order)	R/W	Address match	XXXXXXXX	
001FF3⊦		Program address detection register (low-order)	R/W	detection function	XXXXXXXX	
001FF4н	PADR1	Program address detection register (middle-order)	R/W		XXXXXXXX	
001FF5⊦		Program address detection register (high-order)	R/W		XXXXXXXX	
001FF6н to 001FFFн	Unused area					

Read/Write symbols used :

R/W : Read/write enabled

R : Read only

W : Write only

Default value symbols used :

0 : Default value is "0"

1 : Default value is "1"

X : Default value is undefined

■ INTERRUPT, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt	El ² OS	Interrupt Vector			Interrupt Control Register		Priority
	Support	NO.*		Address	ICR	Address	
Reset	×	#08	08н	FFFFDCH			High
INT9 instruction	×	#09	09н	FFFFD8H			
Exception	×	#10	0Ан	FFFFD4 _H			_ ▲
DTP/external interrupt channel 0	0	#11	0Вн	FFFFD0H	ICR00	0000В0н	
DTP/external interrupt channel 1	0	#13	0Dн	FFFFC8 _H	ICR01	0000B1н	
Serial I/O channel 2		#15	0 F н	FFFFC0H		0000000	
DTP/external interrupt channel 2/3	0	#16	10н	FFFFCCH	ICR02	0000В2н	
Serial I/O channel 3	\bigtriangleup	#17	11н	FFFFB8H		000082.	
16-bit free-run timer	\bigtriangleup	#18	12н	FFFFB4H	ICR03	0000ВЗн	
Reserved		#20		FFFFAC H	ICR04	0000B4н	
16-bit reload timer channel 2	\bigtriangleup	#21	15н	FFFFA8H	ICR05	0000B5н	
16-bit reload timer channel 0	\bigtriangleup	#23	17 н	FFFFA0H		0000В6н	
16-bit reload timer channel 1	\triangle	#24	18 н	FFFF9CH	ICR06		
Input capture channel 0	\bigtriangleup	#25	19 н	FFFF98H	ICR07	0000 B7 н	
Input capture channel 1	\bigtriangleup	#26	1Ан	FFFF94H		0000 D 7H	
Reserved	—	#27		FFFF90H	ICR08	0000 B 8н	
Output comparison match	×	#29	1Dн	FFFF88H	ICR09	0000В9н	
Reserved		#31		FFFF80H	ICR10	0000ВАн	
Timebase timer	×	#33	21н	FFFF78н	ICR11	0000BBн	
Reserved		#34		FFFF74 _H		UUUUDDH	
UART0 reception complete	O	#35	23н	FFFF70H	ICR12	0000BCн	
UART0 transmission complete	\triangle	#36	24н	FFFF6CH		UUUUBCH	
A/D converter conversion complete	0	#37	25н	FFFF68H	ICR13	0000BDн]
I ² C interface	\triangle	#38	26н	FFFF64H	10113		
UART1 reception complete	O	#39	27н	FFFF60H	ICR14	0000BEн]
UART1 transmission complete	\bigtriangleup	#40	28н	FFFF6CH	10K14	UUUUDEH	↓
Flash memory status	×	#41	29н	FFFF58H	ICR15	0000BFн]
Delayed interrupt output module	×	#42	2Ан	FFFF54H	10110	UUUUDI'H	Low

○ : Supported

 \times : Not supported

© : Supported, includes El²OS stop function

 \bigtriangleup : Available if interrupt that shares the same ICR is not used

* : If two interrupts of the same level are output simultaneously, the interrupt with the lower interrupt vector number has priority.

PERIPHERAL FUNCTIONS

1. I/O Ports

There are a maximum of 26 I/O ports (parallel I/O ports) , which are also used as resource I/O pins (peripheral function I/O pins) .

• I/O Port Functions

There are two kinds of I/O port : port direction registers (DDRs) and port data registers (PDRs). The port direction register (DDR) can set port pin I/O at the bit level. The port data register (PDR) sets output data to the port pins. If the port direction register (DDR) sets the I/O port pin to input, the port pin level value can be read by reading the port data register (PDR) . If the port direction register (DDR) sets the I/O port pin to output, the port data register (PDR) value is output to the port pin. Below is a list of the functions of each I/O port, and dual use resources.

- Port 8 : I/O port/resource use (external interrupt input pin, ICU, UART)
- Port 9 : I/O port/resource use (I²C, serial I/O ch3)
- Port A : I/O port/resource use (A/D converter, time clock output)
- Port B : I/O port/resource use (A/D converter, serial I/O ch2, external interrupt input pin, reload timer ch0)

I/O Port Name	Pin Name	Input Format	Output Format	Function								
				I/O Port	P87	P86	P85	P84	P83	P82	P81	P80
Port 8	P80 to P87		CMOS	Resource	SO1	SC1	SI1	SO0	SC0	SI0	IC1	IO0
				Resource	301	301	511	300	300	510	INT1	INT0
	P90/SDA/		N-ch	I/O Port							P91	P90
Port 9	SO3 to P91/		open	Resource							SCL	SDA
	SCL/SC3	CMOS	SCL/SC3 drain CMOS							SC3	SO3	
	PA0/AN0/	(hystere-		I/O Port	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port A	TMCK to	sis)		Resource	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
	PA7/AN7			Resource		ANO		7114	AND			TMCK
			CMOS	I/O Port	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port B	PB0/AN8 to PB7/AN15/				AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8
FUILD	INT3			Resource	INT3	INT2	SO2	SC2	SI2			
					UN I O		ТО	TIN	312			

Note: If port A and port B are also used as analog input pins, and are being used as I/O ports, then in addition to the ports A and B direction registers (DDR A/B) and ports A and B data registers (PDR A/B), set both analog input enable register 0 and 1 (ADER 0/1) to "00H". Upon reset, analog input enable registers 0 and 1 are set to "FFH" by default.

• Block Diagram for Port 8 Pins



• Block Diagram for Port 9 Pins



• Block Diagram for Port A Pins



• Block Diagram for Port B Pins



2. Serial I/O

Serial I/O allows data transfer via synchronization with a clock consisting of two 8-bit channels. In addition, LSB first or MSB first can be selected for data transfer.

Overview of Serial I/O

There are two types of serial I/O operation mode :

• Internal shift clock mode

Data is transferred in synchronization with internal clock (communication prescaler)

• External shift clock mode

Data is transferred in synchronization with clock input from external pin (SC) . In this mode, it is also possible to transfer data via CPU instructions (port inversion instruction execution timing) by manipulating the general-purpose port sharing the external pin (SC) .



Block Diagram of Serial I/O

3. Timebase Timer

The timebase timer is a 18-bit free-run counter that counts up in synchronization with the main clock. The timer has an interval timer function capable of setting four different intervals, and a function for supplying clocks to the oscillator stabilization standby timer, watchdog timer, and time clock output circuit.

• Interval timer function

The interval timer function sends an interrupt request at set intervals.

- When the timebase timer counter's interval timer counter overflows, an interrupt request is output.
- One of four intervals can be set for the interval timer.

Main Clock Cycle	Interval Times
	212/HCLK (Approx. 0.97 ms)
	2 ¹⁴ /HCLK (Approx. 3.90 ms)
2/HCLK (0.5 μs)	2 ¹⁶ /HCLK (Approx. 15.62 ms)
	2 ¹⁹ /HCLK (Approx. 125.00 ms)

HCLK : Oscillator clock frequency

Values in parentheses () are when oscillator clock frequency is 4.194 MHz.

• Clock Supply Function

The clock supply function supplies operation clocks to the oscillation stabilization standby timer and some peripheral functions.

Clock Supply Destination	Clock Cycles	Remarks	
	213/HCLK (Approx. 1.95 ms)	Oscillation stabilization standby for ce- ramic oscillator	
Oscillation stabilization standby	2 ¹⁵ /HCLK (Approx. 7.81 ms)	Oscillation stabilization standby for	
	2 ¹⁸ /HCLK (Approx. 62.50 ms)	crystal oscillator	
	212/HCLK (Approx. 0.97 ms)		
Watahdaa timar	214/HCLK (Approx. 3.90 ms)	Count-up clock for watchdog timer	
Watchdog timer	216/HCLK (Approx. 15.62 ms)	Count-up clock for watchdog timer	
	2 ¹⁹ /HCLK (Approx. 125.00 ms)		

HCLK : Oscillator clock frequency

Values in parentheses () are when oscillator clock frequency is 4.194 MHz.

Reference : Immediately after oscillation begins, the oscillation cycles are unstable; oscillation stabilization standby is a rough measure of the time for oscillation to become stable.

• Block Diagram of Timebase Timer



4. Watchdog Timer

The watchdog timer is a two-bit timer that uses the output of the timebase timer as a count clock. When the watchdog timer is started, if it is not cleared within the set interval, the CPU is reset.

- Watchdog Timer Function
- The watchdog timer detects runaway programs. When the watchdog timer is started, it must be cleared within
 a set interval. If a program enters an infinite loop, or for some other reason the watchdog timer is not cleared
 within the minimum time, a watchdog reset is generated to the CPU, sending it to a reset state. The watchdog
 timer interval is set by the interval time setting bits (WT1 and WT0) of the watchdog timer control register
 (WDTC).

WT1	ωтο	Interval Times				
VVII	VV I U	Minimum*	Maximum*	Oscillator clock cycles		
0	0	Approx. 3.58 ms	Approx. 4.61 ms	$2^{14}\pm2^{11}$ cycles		
0	1	Approx. 14.33 ms	Approx. 18.3 ms	$2^{16}\pm2^{13}$ cycles		
1	0	Approx. 57.23 ms	Approx. 73.73 ms	$2^{18}\pm2^{15}$ cycles		
1	1	Approx. 458.75 ms	Approx. 589.82 ms	$2^{21}\pm2^{18}$ cycles		

* : When oscillator clock frequency is 4.19 MHz.

- Reference : After the watchdog timer is started, it can be halted via a power-on reset, or a reset by the watchdog timer. While an external reset, internal reset, setting the watchdog control bit (WTE) of the watchdog timer control register (WDTC), or going to sleep or stop mode can clear the watchdog timer, these actions will not change the watchdog function setting, or halt the watchdog timer.
- Note: The watchdog timer is made up of a two-bit timer that counts the carry signal of the timebase timer. Because the watchdog timer uses the carry signal of the timebase timer, if the timebase timer is cleared, then the watchdog reset interval may be longer than the set time.
 - Block Diagram of Watchdog Timer



5. 16-bit Reload Timer

The MB90M405 series has 3 built-in 16-bit reload timer channels. They can be configured with the following clock modes and counter operation modes :

Clock Modes

- Internal Clock Mode : In this mode, the timer counts down in synchronization with the internal clock
- Event Count Mode : In this mode, the timer counts down in accordance with external input pulses
- Counter Operation Modes
- Reload Mode : In this mode, the count setting is reloaded, and the count is repeated
- One-shot Mode : In this mode, the count is halted due to an underflow

Clock Mode Counter Operation Mode		Operation Mode
	Reload mode	Software trigger operation
Internal Clock Mode	One-shot mode	External trigger operation External gate input operation
Event Count Mode	Reload mode	Software trigger operation
(External Clock Mode)	One-shot mode	

• 16-bit Reload Timer Operation Modes

Internal Clock Mode

When the count clock setting bits (CSL1, CSL0) of the timer control status register (TMCSR) are set to " 00_B ", " 01_B ", or " 10_B ", the mode is set to internal clock mode. In internal clock mode, the following operation modes can be set :

• Software trigger operation

If the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", setting the software trigger bit (TRG) to "1" will initiate count operation.

• External trigger input operation

If the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", then when a valid edge (rising, falling, or both edges can be set) set beforehand in the operation mode setting bits (MOD2, MOD1, MOD0) is input to the TIN pin, count operation is initiated.

• External gate input operation

If the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", then count operation is conducted while a valid gate input level ("L" or "H" can be set) set beforehand in the operation mode setting bits (MOD2, MOD1, MOD0) is input to the TIN pin.

• Event Count Mode (External Clock Mode)

When the count clock setting bits (CSL1, CSL0) of the timer control status register (TMCSR) are set to "11_B", the mode is set to event count mode (external clock). If the count enable bit (CNTE) is set to "1", then when a valid edge (rising, falling, or both edges can be set) set in the operation mode setting bits (MOD2, MOD1, MOD0) is input to the TIN pin, count operation is initiated. If an external clock is input at set intervals, then it can also be used as an interval timer.

Counter Operation

Reload mode

When the 16-bit down counter underflows ("0000H" to "FFFFH"), the value of the 16-bit reload register (TMRLR) is loaded into the 16-bit down counter, and count operation is conducted. In addition, when an underflow occurs an interrupt request is output, so this can also be used as an interval timer. It is possible to output the inverted toggle waveform from the TO pin with each underflow.

Count Clock	Count Clock Cycle	Interval Time
	2¹/ϕ (0.125 μs)	0.125 μs to 8.192 ms
Internal Count Clock	2³/φ (0.5 μs)	0.5 μs to 32.768 ms
	2⁵/ϕ (2.0 μs)	2.0 μs to 131.1 ms
External Count Clock	2³/φ+ (0.5 μs)	0.5 μs +

Values in parentheses () are when machine clock frequency is 16 MHz.

• One-shot mode

When the 16-bit down counter underflows ("0000H" to "FFFFH"), count operation is halted.

Reference :

- 16-bit reload timer 0 can be used to create the UART baud rate.
- 16-bit reload timer 1 can be used as the start trigger for the A/D converter.

• 16-bit Reload Timer Interrupts and El²OS

When the 16-bit down counter underflows ("0000H" to "FFFFH"), an interrupt request is output.

Channel	Interrupt	Interrupt Cont	rol Register	Vect	or Table Add	lress	El ² OS
Channer	No.	Register Name	Address	Lower	Upper	Bank	EI-03
16-bit reload timer 0	#23 (17н)	ICR06	0000 B6 н	FFFFA0H	FFFFA1H	FFFFA2H	
16-bit reload timer 1	#24 (18н)		UUUUDUH	FFFF9CH	FFFF9DH	FFFF9EH	
16-bit reload timer 2	#21 (15н)	ICR05	0000B5н	FFFFA8H	FFFFA9⊦	FFFFAAH	

 \triangle : Available if interrupt factors sharing ICR are not used

• Block Diagram of 16-bit Reload Timer



6. 16-bit I/O Timers

The 16-bit I/O timer can perform dual independent waveform output, input pulse width measurement, and external clock cycle measurement, based on the 16-bit freerun timer.

• 16-bit freerun timer (1 channel)

The 16-bit freerun timer is made up of a 16-bit up counter (timer data register (TCDT)), timer control status register (TCCS), and prescaler. The counter output value of the 16-bit freerun timer is used as the base timer for output comparison and input capture.

- Counter operation clock (4 different settings available)
 - 4 internal clock types : $\phi/4$, $\phi/16$, $\phi/32$, $\phi/64$
 - $\boldsymbol{\phi}$: Machine clock frequency
- Interrupt

An interrupt can be output to the CPU when the counter value overflows, or when it matches the value of comparison register 0.

Initialize

When a reset is input, if the software reset bit is cleared to "0", or if the values of comparison register 0 and the freerun timer count match, the counter value can be initialized to "0000H".

• Output compare (1 channel)

The output comparison module consists of a 1-channel 16-bit comparison register, and control register. If the value of the 16-bit freerun timer and that of the compare register match, an interrupt request can be output to the CPU.

• Input capture (2 channels)

The input capture module consists of a capture register and a control register. Both support two independent external input pin channels. The capture register can store the value of the 16-bit freerun timer. Additionally, the register can detect signal input edges from external pins, and simultaneously output interrupts to the CPU.

- The detection edge of the external input signal can be configured (rising edge, falling edge, both edges)
- The two input capture channels can operate independently Interrupts can be output upon detection of a valid edge in an external input signal
- Input capture interrupts start the extended intelligent I/O service



7. UART

The UART is a general-purpose serial data communications interface for both synchronous and asynchronous (start-stop synchronization) communications with external devices. Two types of communication are available: two-way communication (normal mode) and master/slave communication (multiprocessor mode; only the master side is supported).

• UART Functions

The UART is a general-purpose serial data communications interface for sending and receiving serial data to and from other CPUs and peripheral devices. It provides the following functions:

	Function
Data Buffer	Full-duplex double buffer
Transfer Mode	Clock-synchronous (no start/stop bit)Clock-asynchronous (start-stop synchronization)
Baud Rate	 Max 2 MHz (with machine clock at 16 MHz) Baud rate via dedicated baud rate generator Baud rate via external clock (SC pin input clock) Baud rate via internal clock (clock supplied from 16-bit reload timer) Total of 8 types of baud rate may be set
Data Length	 7 bits (in asynchronous normal mode only) 8 bits
Signal Format	NRZ (Non Return to Zero)
Receive Error Detection	 Framing errors Overrun errors Parity errors (undetectable in multiprocessor mode)
Interrupt Requests	 Receive interrupts (receive complete, receive error detection) Send interrupts (send complete) Extended intelligent I/O service (EI²OS) supported for both sending and receiving
Master/Slave Communications Function (Multiprocessor Mode)	Enables 1 (master) to n (slave) communication (Only master side supported)

Note : The UART does not add a start or stop bit during clock-synchronous transfer. Only the data is forwarded.

Operation Mode		Data L	ength	Synchronization	Stop Bit Length	
		No Parity	With Parity	Synchronization		
0	Normal Mode	7 bits or 8 bits		Asynchronous	1 bit or 2 bits*2	
1	Multiprocessor Mode	8 + 1*1 — Asy		Asynchronous		
2	Normal Mode	8		Synchronous	None	

—: Not available

*1 : "+1" is the address/data setting bit (A/D) used for communications control.

*2 : During reception, only a stop bit length of 1 can be detected.

• Block Diagram of UART



8. DTP/External Interrupt Circuit

The DTP (Data Transfer Peripheral) /external interrupt circuit detects interrupt requests input from the external interrupt input pin, and outputs interrupt requests.

• DTP/External Interrupt Function

The DTP/external interrupt circuit outputs interrupt requests upon detection of an edge input from the external interrupt input pin, or a level signal. Interrupt requests are accepted by the CPU, and if extended intelligent I/O service (El²OS) is enabled, the CPU conducts automated data transfer (DTP function) via El²OS, then branches into an interrupt processing routine. If El²OS is disabled, the CPU branches into an interrupt processing routine, without starting automated data transfer (DTP function) via El²OS.

	External Interrupt Function	DTP Function		
Input pins	4 channels (P80/INT0, P81/INT1, PB6/INT2	e, PB7/INT3)		
Interrupt conditions	The level or edge to detect can be set independently for each pin in the detection level setup register (ELVR)			
	"L" level/"H" level input	Rising edge/falling edge input		
Interrupt number	#11 (0Вн), #13 (0Dн) , #16(10н)			
Interrupt control	Enable/disable interrupt request output in the DTP/external interrupt enable register (ENIR)			
Interrupt flag	The DTP/interrupt factor register (EIRR) sto	pres interrupt conditions.		
Processing selection	Set EI ² OS to disabled (ICR : ISE = "0")	Set EI ² OS to enabled (ICR : ISE = "1")		
Operation	Branch to interrupt processing routine	Branch to interrupt processing routine after automatic data transfer by El ² OS completes.		

ICR : Interrupt Control Register

• DTP/External Interrupt Circuit Interrupts and El²OS

Channel	Interrupt No.	Interrupt Control Register		Vector Table Address			El ² OS
		Register Name	Address	Lower	Upper	Bank	EI-03
INT0	#11 (0Вн)	ICR00	0000В0н	FFFFD0H	FFFFD1н	FFFFD2H	0
INT1	#13 (0Dн)	ICR01	0000B1н	FFFFC8H	FFFFC9H	FFFFCAH	
INT2	#16 (10н)	ICR02	0000B2н	FFFFBC _H	FFFFBDH	FFFFBEH	
INT3							


- DTP/External Interrupt Input Detection Circuit If a signal input to the external interrupt input pin matches the level set in the request level setting register (ELVR) or edge, the DTP/external interrupt factor flag bit (EIRR : ER3 to ER0) corresponding to the external interrupt input pin is set to "1".
- Request Level Setting Register (ELVR) The interrupt request detection conditions (level or edge) are set for each external interrupt input pin
 DTD/(hterrupt Factor Register (ELDR))
- DTP/Interrupt Factor Register (EIRR) Stores and clears interrupt factors
- DTP/Interrupt Enable Register (ENIR) Interrupt requests are enabled/disabled for each external interrupt input pin.

9. I²C Interface

The I²C interface is a serial I/O port that supports the Inter IC BUS. It operates as a master/slave device on an I²C bus, with the following features :

• I²C Interface Features

The MB90M405 series has one I²C interface channel.

Below are features of the I²C interface :

- Master/slave send/receive
- Arbitration function
- Clock synchronization function
- Slave address/general call address detection function
- Transfer direction detection function
- Start condition loop generation and detection function
- Bus error detection function
- Transfer rates of up to 100 Kbps supported

• Block Diagram of I²C Interface



10. 8/10 Bit A/D Converter

The 8/10 bit A/D converter has a function to convert analog input voltage to a 10 or 8-bit value using the RC successive approximation conversion method.

• 8/10 Bit A/D Converter Functions

Below are the functions of the 8/10 bit A/D converter :

- The minimum conversion time is 5.9 µs (with machine clock frequency of 16.8 MHz, including sampling time)
- The minimum sampling time is 2.1 µs (with machine clock frequency of 16.8 MHz)
- The RC successive approximation conversion method with sample-hold circuit is used for conversion
- Resolution can be set to 10 or 8 bits
- Input signal programmable from 8-channel analog input pins
- When A/D conversion is completed, it is possible to output an interrupt request, and start El²OS
- In an interrupt-enabled state, when A/D conversion is executed, a conversion data protection function is invoked
- The conversion start factor can be set to software or 16-bit reload timer 1 output (rising edge)

Conversion Mode	Single Conversion Operation	Scan Conversion Operation
One-shot Conversion Mode 1 One-shot Conversion Mode 2	The set channel performs conversion once, then stops	Multiple linked channels (up to 16 channels can be set) perform conversion once, then stop
Continuous Conversion Mode	The set channel performs conversion repeatedly	Multiple linked channels (up to 16 channels can be set) perform conversion repeatedly
Stop Conversion Mode	The set channel performs conversion once, then pauses, and goes into standby until started again	Multiple linked channels (up to 16 channels can be set) perform conversion once, then pause, and go into standby until started again

The following 4 conversion modes are available :

• 8/10 Bit A/D Converter Functions Interrupts and El²OS

Interrupt No.	Interrupt Con	trol Register	Vec	El ² OS		
interrupt No.	Register Name	Address	Lower	Upper	Bank	
#37 (25н)	ICR13	0000BDн	FFFF68⊦	FFFF69⊦	FFF6AH	0

○ : Available



- A/D control status register 0/1 (ADCS0/ADCS1)
 The A/D control status register 1 (ADCS1) has functions to set the A/D conversion start factor, enable/disable interrupt requests, check the status of interrupt requests, and check whether A/D conversion is halted/ongoing.
- A/D data register (ADCR0/ADCR1) This register stores the results of A/D conversion. It has functions to set the A/D conversion resolution, A/D conversion sampling time, and A/D conversion comparison time.
- A/D conversion channel setting register (ADMR)
 Provides a function to set the A/D conversion start/stop channel
- Clock selector

This selector sets the A/D conversion start clock. The 16-bit reload timer 1 output can be set in the start clock.

Decoder

This circuit sets the analog input pin to use from the setting of the A/D conversion end channel setting bit (ANE0 to ANE3) and A/D conversion start channel setting bit (ANS0 to ANS3) of the A/D control status register (ADCS0).

11. FL-control Circuit

The FL control circuit has a fluorescent tube automated display function and an LED automated display function. The fluorescent tube automated display function is capable of up to 32 digits, and 60 combined segment and digit automated display. The LED automated display function can output LED1 pin to LED16 pin at 1/2 duty, with LED0 pin as common output.

- High voltage resistance output pins
- There are 60 onboard high voltage resistance output pins (FIP0 pin to FIP59 pin) .
- There are 34 high-current output pins (FIP0 pin to FIP33 pin) and 26 mid-current output pins (FIP34 pin to FIP59 pin).
- Pull-down resistance can be set for all high voltage-resistance output. Alternately, they can be combined.
- Fluorescent tube automated display function
- Has 32×60 -bit display data RAM.
- The display timing can be set to between 1 and 32.
- 60 bits can be set for both digits and segments for each timing.
- The digit pins are FIP0 pin to FIP31 pin; from the pin set for digit start, the digits can be set in series for the number of pins set in the digit number register.
- · Segments can control up to 59 outputs.
- There are 4 types of display scan cycle (segment width) .
- Digit dimmer control controls the T on both sides of the digit for segment output. Adjustment is available in 7 steps (dimmer applied to all digits).
- All digit and segment can be inverted.
- Segment output of an arbitrary timing is capable of gradated display (segment dimmer) . The T of both sides of the segment are as follows :

Digit Dimmer Control



Segment Dimmer Control



• LED automated display function

- Pins between LED0 pin and LED16 pin not set to digits can be set as LED pins.
- As shown in the figure below, LED0 pin becomes common output, and LED1 pin to LED16 pin become LED segment output.
- When LED0 pin is set to "H", the values corresponding to LED1 pin to LED16 pin are output at the timing T1 in display data RAM; when LED0 pin is set to "L", the values corresponding to LED1 pin to LED16 pin are output at the timing T2 in display data RAM.
- 1/2 duty LED output can be obtained by externally inverting the LED0 pin common output.
- As shown below, the output timing of LED1 pin to LED16 pin from LED0 pin and the inverted signal of LED0 pin is 5.12 ms for LED0 pin, and 4.096 ms for LED1 pin to LED16 pin (when machine clock (peripheral operation clock) frequency is 16 MHz).



LED automated display timing

• Block Diagram of FL Control Circuit



12. Time Clock Output

The time clock output circuit divides the oscillator clock by means of the timebase timer, and outputs the set division clock. Can be set to 1/32, 1/64, 1/128, or 1/256 of oscillator clock

• Time clock output circuit

The timer clock output circuit is disabled in reset and stop modes. It is enabled in normal run modes, sleep mode, and pseudo clock mode.

	PLL_Run	Main_Run	Sleep	Pseudo Clock	STOP	Reset
Operating State	0	0	0	0	×	×

If the timebase timer is cleared while the time clock output circuit is in use, clock output cannot be conducted normally.

Block Diagram of Time Clock Output Circuit



13. Delayed Interrupt Generation Module

The delayed interrupt generation module outputs task switching interrupt requests. When the delayed interrupt generation module is used, it is possible to output interrupt requests and releases to an MB90M405 series CPU via the software for task switching.

• Block Diagram of Delayed Interrupt Generation Module



14. Address Match Detection Function

If a program address matches the value set in the address match detection register, the instruction code read into the CPU is changed to an INT9 instruction code. It is possible to realize a program patch assignment function by processing an INT #9 interrupt routine.

• Block Diagram of Address Match Detection Function



15. ROM Mirror Function Selection Module

The ROM Mirror Function Selection Module allows the ROM data of bank FF to be viewed from bank 00, by setting the ROM mirror function selection module register. Using the ROM mirror function makes it possible to access the corresponding area ("FF400H" to "FFFFFH") from the I/O and RAM areas, without crossing banks.

• Block Diagram of ROM Mirror Function Selection Module



16. 1 Mbit Flash Memory

The 1 Mbit flash memory is arrayed on the CPU memory map in banks FE_H to FF_H. It allows read and program access from the CPU in the same manner as mask ROM. Data is written to and deleted from flash memory by means of instructions from the CPU, via the flash memory interface circuit. This allows the implementation state to be overwritten via onboard CPU control, allowing programs and data to be modified efficiently.

- 1 Mbit Flash Memory Length
- 128 Kword \times 8/64 Kword \times 16 bit (16 k + 8 k + 8 k + 32 k + 64) sector configuration.
- Automated program algorithm (same as Embedded Algorithm : MBM29F400TA)
- Built-in deletion pause/resume function
- Write/deletion completion detection by CPU interrupt
- · JEDEC standard command compatible
- Sector-by-sector deletion possible (sectors can be combined freely)
- Write/deletion guaranteed through 10,000 iterations

Embedded Algorithm is a trademark of Advanced Micro Device.

• Method for Writing to and Deleting Flash Memory

There are two methods for writing to/deleting from flash memory :

1. Dedicated serial writer

(YDC AF220) YDC: Yokogawa Digital Computer

2. Writing/deletion via program execution

It is not possible to simultaneously write to and read from flash memory. When writing to/deleting from flash memory, programs in flash memory are temporarily copied to RAM, and run from there; this allows data to be written to flash memory.

Electrical Characteristics

1. Absolute Maximum Ratings

(Vss-CPU = Vss-IO = AVss = 0.0 V)

Parameter	Signal	Rat	ing	Unit	Remarks
Farameter	Signal	Min	Max	Unit	Remarks
	Vcc-CPU	Vss - 0.3	Vss + 4.0	V	Control circuit power pin
	VDD-FIP	Vss - 0.3	Vss + 4.0	V	FIP power pin
Power Supply Voltage	AVcc	Vss - 0.3	Vss + 4.0	V	$V_{CC} \ge AV_{CC}^{*1}$
	Vкк	Vcc - 45	Vcc + 0.3	V	Power supply pin of pull-down side during high voltage resistant output
Input Voltage	Vi	Vss - 0.3	Vss + 4.0	V	*2
input voltage	Vı2	Vss - 0.3	Vss + 5.5	V	*3
	Vo	Vss - 0.3	Vss + 4.0	V	*2
Output Voltage	V ₀₂	Vss - 0.3	Vss + 5.5	V	*3 (open drain output)
"L" Level Maximum Output Current	lo∟		15	mA	*4, *5
"L" Level Average Output Current	Iolav		4	mA	Average value (operating current \times operating rate) $^{\ast 5}$
"L" Level Maximum Overall Output Current	ΣΙοι		100	mA	*5
"L" Level Average Overall Output Current	ΣΙοιαν		50	mA	Average value (operating current \times operating rate) * ⁵
<i>"</i>	Іон	_	-15	mA	*4, *5
"H" Level Maximum Output Current			-27	mA	FIP0 to FIP33 pins
	OHFIP2	_	-14	mA	FIP34 to FIP59 pins
"H" Level Average Output Current	Іонач		-4	mA	Average value (operating current \times operating rate) *5
"H" Level Maximum Overall Output Current	ΣІон		-100	mA	*5
"H" Level Average	ΣΙοήαν		-50	mA	Average value (operating current \times operating rate) *5
Overall Output Current	ΣΙΟΗΓΙΡΑΥ		-180	mA	Average value (operating current \times operating rate) * ⁶
Concumption Bower	Pd_cpu		300	mW	During CPU_Chip independent operation
Consumption Power	Pd_fl		1176	mW	During FL_Chip independent operation
Operating Temperature	Та	-40	+85	°C	
Storage Temperature	Tstg	-55	+150	°C	

*1 : Make sure that Avcc does not exceed V_{CC} when applying power, etc.

*2 : VI, Vo must not exceed Vcc + 0.3 V.

*3 : 5 V voltage resistant pin for I²C. Only applies to P90/SDA and P91/SCL.

*4 : The standard for maximum output current is the peak value of a single corresponding pin.

*5 : Excludes current at pins FIP0 to FIP59.

*6 : Corresponds to pins FIP0 to FIP59.

- Note : Vcc in the standard signifies VDD-FIP = Vcc-CPU. Also, use the 3 pins on the left at the same power level. Here, Vss signifies Vss-IO = Vss-CPU. Please connect this pin to GND as well.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss-IO = Vss-CPU = AVss = 0.0 V)

Parameter	Symbol	Values		Unit	Remarks				
Falametei	Symbol	Min	Max	Unit	Kemarks				
	Vcc-CPU	3.0	3.6	V	During normal operation				
Power Voltage	VDD-FIP	3.0	3.6	V	During normal operation				
	Vcc	2.5	3.6	V	Save stop operation status				
	VHIS 0.8 Vcc Vcc + 0.3 V		V	CMOS hysteresis input pin except I ² C					
Input H Voltage	VHIS2	0.8 Vcc	Vcc + 0.3	V	I ² C CMOS hysteresis input pin (5 V voltage resistant) $*$				
	Vнім	Vcc - 0.3	Vcc + 0.3	V	MD pin input				
	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin except I ² C				
Input L Voltage	VILS2	Vss - 0.3	0.2 Vcc	V	I ² C CMOS hysteresis input pin (5 V voltage resistant) $*$				
	Vilm	Vss - 0.3	Vss + 0.3	V	MD pin input				
Operating Temperature	Та	-40	+85	°C					

* : The first MB90MF408 ES product voltage resistance is 3 V, but at the laboratory level use at 4.5 V is possible.

- Note : V_{CC} in the standard signifies V_{DD} -FIP = V_{CC} -CPU. Also, use the 3 pins on the left at the same power level. Here, Vss signifies V_{SS} -IO = V_{SS} -CPU. Please connect this pin to GND as well.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Standard

Devenuetor	Sym			C onditions		Value	11:0:4	Domorko	
Parameter	bol		Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
\ \		-		Iон₅ = −23 mA	Vcc - 2.5			V	
	Vон4	F	IP0 - FIP33	Iон4 = -12 mA	Vcc - 1.3			V	
	Vонз	-1		Iонз = -12 mA	Vcc - 2.0			V	
Output H Voltage	Vон2	FI	P34 - FIP59	Iон2 = -5 mA	Vcc - 1.0	_		V	
0	V _{OH1}		SDA/SCL	Iон1 = -4 mA			5.5	V	Open drain pin*
	Vоно		output pins ex- t for the above	Іон = -2.0 mA	Vcc - 0.5	Vcc - 0.3		V	
	Vol1		SDA/SCL	lo∟ = 15 mA		0.5	0.8	V	
Output L Voltage	Vol		output pins ex- t for the above	IoL = 2.0 mA	_	0.2	0.4	V	
Input Leak Voltage	lı.		All input pins pt FIP0 - FIP59	Vcc = 3.0 V (Vss < V1 < Vcc)	-5	-1	+5	μA	
Output Leak	Ігоз	F	IP0 - FIP33	Vкк = Vcc to Vcc – 43			20	μA	
Voltage	ILO2	FI	P34 - FIP59	Vкк = Vcc to Vcc – 43			10	μA	
		Internal frequ		= 3.3 V juency 16 MHz mal operation	_	32	40	mA	MB90M407/8*1
			Internal free	= 3.3 V juency 16 MHz /D operation	_	37	45	mA	MB90M407/8*1
	Icc		$V_{cc} = 3.3 V$ Internal frequency 16 MHz During normal operation $V_{cc} = 3.3 V$ Internal frequency 16 MHz During A/D operation		_	40	50	mA	MB90MF408 MB90MV405*1
Power Current		Vcc			_	45	55	mA	MB90MF408 MB90MV405*1
				memory rite/deletion		40	50	mA	MB90MF408
	Iccs		Internal free	= 3.3 V juency 16 MHz ng sleep	_	15	20	mA	*1
	Іссн		During stop	During stop, Ta = +25 °C		15	20	μA	
Pull-up Resistance	Rup		RST			65	200	kΩ	
Pull-down	R _{DW1}		MD2	—	20	65	200	kΩ	
Resistance	R _{DW1}	F	IP0 - FIP59	When set	80	120	160	kΩ	

Standard $(Ta = -40 \degree C to +85 \degree C V_{DD}-FIP = V_{CC}-CPU = AV_{CC} = 3.0 V to 3.6 V V_{SS}-IO = V_{SS}-CPU = AV_{SS} = 0.V)$

*1 : The standard current values do not include current consumption by the high voltage resistance pins. This indicates the current consumption of the internal circuit.

*2 : For the 1st MB90MF408 ES product, the max standard value is 3.6 V (enables use up to 4.5 V at the lab level) .

- Notes: Vcc in the standard signifies Vpb-FIP = Vpb-VFT = Vcc-CPU. Also, use the 3 pins on the left at the same power level. Here, Vss signifies Vss-IO = Vss-CPU. Please connect this pin to GND as well.
 - Current values are subject to change without notice, in order to affect improvements in characteristics, etc. The power current measurement condition is the external clock.

• Scope of Guaranteed PLL Operation



4. AC Characteristics

(1) Clock Timings

((Ta = -40 °C to +85 °C, VDD-FIP = VCC-CPU = AVCC = 3.0 V to 3.6 V, VSS-IO = VSS-CPU = AVSS = 0 V)	

Parameter	Sym	Pin Name	Condi-	Value			Unit	Remarks
Farameter	bol		tion	Min	Тур	Max	Unit	Remarks
Clock frequency	fc	X0, X1		3		16	MHz	
Clock cycle time	t HCYL	X0, X1		62.5	_	333	ns	
Frequency fluctuation (PLL locked) *	Δf					5	%	
Input clock pulse width	Р _{WH} Pw∟	X0		10		_	ns	Recommended duty ratio = 30% to 70%
Input clock rise/fall time	tcr tcf	X0				5	ns	When using an external clock
Internal operating clock frequency	fср			1.5		16	MHz	
Internal operating clock cycle time	t _{CP}			62.5		666	ns	

* : The frequency fluctuation value is the maximum percentage deviation from the preset center frequency when using the PLL multiplier (when PLL is locked) .





(2) Reset

(Ta = -	(Ta = -40 °C to +85 °C, VDD-FIP = VCC-CPU = AVCC = 3.0 V to 3.6 V, VSS-IO = VSS-CPU = AVSS = 0 V)										
Parameter	Symbol	Din Nama	Condition	Value		Unit	Remarks				
Faranieter	Symbol		Condition	Min	Max	Onit	Remarks				
				16 tcp	_	ns	In normal operation				
Reset input time	t rstl	RST	—	Oscillator oscillation time* + 16 tcp		ms	In stop mode				

*: Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a FAR/ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.





(3) Power-On Reset $(T_{0} - 40 \circ C \text{ to } \pm 85 \circ C \text{ Vpp-FIP} = Vc$

$(Ta = -40 \text{ °C to } +85 \text{ °C}, \text{ V}_{\text{DD}}\text{-}\text{FIP} = \text{V}_{\text{CC}}\text{-}\text{CPU} = \text{AV}_{\text{CC}} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{\text{SS}}\text{-}\text{IO} = \text{V}_{\text{SS}}\text{-}\text{CPU} = \text{AV}_{\text{SS}} = 0 \text{ V})$										
Parameter Symbol Pin Name Condi- tion Unit Remarks										
Farameter	Symbol		tion	Min	Max		Nemarks			
Power supply rise time	tR	Vcc*		0.05	30	ms				
Power supply cutoff time	toff	Vcc		4		ms	For repeated operation			

*: Vcc must be less than 0.2 V before power-on.

Notes : • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.

Sudden changes in the power supply voltage may cause a power-on reset. The recommended practice if you wish to change the power supply voltage while the device is operating is to raise the voltage smoothly as shown below. Also, changes to the supply voltage should be performed when the PLL clock is not in use. The PLL clock may be used, however, if the rate of voltage change is 1 V/s or less. Vcc 2.5 V Maintain RAM data	Vcc	tR 2.7 V 0.2 V	0.2 V	0.2 V
2.5 V Maintain RAM data	The recommended operating is to rais should be performed	I practice if you wish to cha e the voltage smoothly as ed when the PLL clock is n	ange the power s shown below. Als	supply voltage while the device is so, changes to the supply voltage
		Maintain RAI	M data	5

(4) Serial I/O

 $(Ta = -40 \degree C \text{ to } +85 \degree C, V_{DD}-FIP = V_{CC}-CPU = AV_{CC} = 3.0 V \text{ to } 3.6 V, V_{SS}-IO = V_{SS}-CPU = AV_{SS} = 0 V)$

Parameter	Symbol	Pin Name	Pin Name Condition		Value		Remarks
Falailletei	Symbol		Condition	Min	Мах	Unit	Remarks
Serial clock cycle time	tscyc	SC0 to SC3		8 t cp		ns	
$SCK \downarrow ightarrow SOT$ delay time	tslov	SC0 to SC3 SO0 to SO3	Internal shift clock mode, output pin	-80	80	ns	
Valid SIN $ ightarrow$ SCK \uparrow	tıvsh	SC0 to SC3 SI0 to SI3	load is C∟ = 80 pF + 1 TTL	100	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	SC0 to SC3 SI0 to SI3		60		ns	
Serial clock "H" pulse width	t s∺s∟	SC0 to SC3		4 t cP	_	ns	
Serial clock "L" pulse width	t s∟sн	SC0 to SC3		4 t cp		ns	
$SCK \downarrow ightarrow SOT$ delay time	t slov	SC0 to SC3 SO0 to SO3	External shift clock mode, output pin		150	ns	
Valid SIN $ ightarrow$ SCK \uparrow	tıvsн	SC0 to SC3 SI0 to SI3	load is C∟ = 80 pF + 1 TTL	60		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	SC0 to SC3 SI0 to SI3		60		ns	

Notes : • These are the AC ratings for CLK synchronous mode.

• CV is the load capacitor connected to the pin for testing.

• tcp is the machine cycle period (unit = ns)



(5) Timer Input Timings

(Ta = -40 °C to +85 °C, VDD-FIP = VCC-CPU = AVCC = 3.0 V to 3.6 V, VSS-IO = VSS-CPU = AVSS = 0 V)								
Parameter	Symbol	Pin Name	Condi- tion	Value		Unit	Remarks	
Falameter	Symbol			Min	Max	Unit	Nemarks	
Input pulse width	$t_{\text{TIWH}}, t_{\text{TIWL}}$	TINO		4 tcp		ns		



(6) Timer Output Timings

$(Ta = -40 \degree C \text{ to } +85 \degree C, V_{DD}-FIP = V_{CC}-CPU = AV_{CC} = 3.0 V \text{ to } 3.6 V, V_{DD}$	V_{ss} -IO = V_{ss} -CPU = AV_{ss} = 0 V)
--	---

Parameter	ameter Symbol Pin Name Conditio		Condition	Value		Unit	Remarks
Tarameter	Symbol	i in Name	Condition	Min	Мах		itema ka
$CLK \uparrow \to T_{OUT}$ change time	tто	TO0		30	_	ns	



(7) Trigger Input Timings

 $(Ta = -40 \degree C \text{ to } +85 \degree C, V_{DD}\text{-}FIP = V_{CC}\text{-}CPU = AV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS}\text{-}IO = V_{SS}\text{-}CPU = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin Name	Condition	Condition		Unit	Remarks
Farameter	Symbol	FIII Name	Condition	Min	Max	Unit	remarks
Input pulse width	t trgl	INT0 to INT3		5 tcp	—	ns	In normal operation
	LINGL			1		μs	In stop mode



Electrical Characteristics of A/D Converter 5.

Baramatar	Sym-		Value			11	Dementer	
Parameter	bol	Pin Name	Min	Тур	Max	Unit	Remarks	
Resolution					10	bit		
Total Error					±3.0	LSB		
Non-linear Error					±2.5	LSB		
Differential Linear Error					±1.9	LSB		
Zero Transition Voltage	Vот	AN0 to AN15	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV		
Full-scale Transition Voltage	Vfst	AN0 to AN15	AVcc - 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	mV	1 LSB = AVcc/1024	
Conversion Time (sampling + comparison)			98 tcp*2			ns	16 MHz Operation	
Sampling Time	_	—	32 tcp*2	—	—	ns	16 MHz Operation	
Comparison Time	_	—	66 t _{CP} *2	—	—	ns	16 MHz Operation	
Analog Port Input Voltage	Iain	AN0 to AN15	—	—	10	μA		
Analog Input Voltage	VAIN	AN0 to AN15	0		AVcc	V		
Reference Voltage		AVcc	3.0		AVcc	V		
Power Current	la	AVcc		1	5	mA		
	Іан	AVcc			5	μA	*1	
Reference Voltage Supply	IR	AVcc		100	200	μA		
Current	IRH	AVcc			5	μA	*1	
Inter-channel Variance		AN0 to AN15			4	LSB		

*1 : When the A/D converter is not operating, voltage when CPU stopped (at Vcc-cPU = AVcc = 3.3 V)

*2 : tcp signifies 1/internal operating frequency. With tcp at internal 16 MHz, 1/16 MHz = 62.5 ns.

Notes: • Reference L value set permanently to Avss, and reference H side set permanently to Avcc. As Avcc decreases, relative error increases.

- Please use the output impedance of the external analog input circuit under the following conditions : External circuit output impedance \leq 10 k Ω
- An overly high external circuit output impedance could cause a lack of analog voltage sampling time.



60



■ ORDERING INFORMATION

Part NO.	Package	Remarks
MB90MF408PF MB90M408PF MB90M407PF	100-pin plastic QFP (FPT-100P-M06)	All FL output pins (FIP0 to FIP59) have pull downs
MB90MF408APF MB90M408APF MB90M407APF		Some FL output pins (FIP0 to FIP16) do not have pull downs. The remaining FL output pins (FIP17 to FIP59) have pull downs.



■ PACKAGE DIMENSIONS

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0203 © FUJITSU LIMITED Printed in Japan