

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B**  
**LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.003% Typ
- Low Noise  $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$  Typ at  $f = 1 \text{ kHz}$
- High Input Impedance . . . JFET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/ $\mu\text{s}$  Typ
- Common-Mode Input Voltage Range Includes  $V_{CC+}$

**description/ordering information**

The JFET-input operational amplifiers in the TL07<sub>\_</sub> series are designed as low-noise versions of the TL08<sub>\_</sub> series amplifiers, with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07<sub>\_</sub> series ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**description/ordering information (continued)**

**ORDERING INFORMATION**

TA	V <sub>IOMAX</sub> AT 25°C	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	10 mV	PDIP (P)	Tube of 50	TL071CP
			Tube of 50	TL072CP
		PDIP (N)	Tube of 25	TL074CN
		SOIC (D)	Tube of 75	TL071CD
			Reel of 2500	TL071CDR
			Tube of 75	TL072CD
			Reel of 2500	TL072CDR
			Tube of 50	TL074CD
			Reel of 2500	TL074CDR
	SOP (NS)	Reel of 2000	TL074CNSR	TL074
		SOP (PS)	Reel of 2000	TL071CPSR
			Reel of 2000	T072
	TSSOP (PW)	Reel of 2000	TL072CPWR	T072
		Tube of 90	TL074CPW	
		Reel of 2000	TL074CPWR	
	6 mV	PDIP (P)	Tube of 50	TL071ACP
			Tube of 50	TL072CP
		PDIP (N)	Tube of 25	TL074ACN
		SOIC (D)	Tube of 75	TL071ACD
			Reel of 2500	TL071ACDR
			Tube of 75	TL072ACD
			Reel of 2500	TL072ACDR
			Tube of 50	TL074ACD
			Reel of 2500	TL074ACDR
		SOP (PS)	Reel of 2000	T072A
		SOP (NS)	Reel of 2000	TL074ACNSR
	3 mV	PDIP (P)	Tube of 50	TL071BCP
			Tube of 50	TL072BCP
		PDIP (N)	Tube of 25	TL074BCN
		SOIC (D)	Tube of 75	TL071BCD
			Reel of 2500	TL071BCDR
			Tube of 75	TL072BCD
			Reel of 2500	TL072BCDR
			Tube of 50	TL074BCD
			Reel of 2500	TL074BCDR
		SOP (NS)	Reel of 2000	TL074BCNSR
				TL074B

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**description/ordering information (continued)**

**ORDERING INFORMATION**


TA	$V_{IO\max}$ AT 25°C	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	6 mV	PDIP (P)	Tube of 50	TL071IP	TL071IP
			Tube of 50	TL072IP	TL072IP
		PDIP (N)	Tube of 25	TL074IN	TL074IN
		SOIC (D)	Tube of 75	TL071ID	TL071I
			Reel of 2500	TL071IDR	
			Tube of 75	TL072ID	TL072I
			Reel of 2500	TL072IDR	
			Tube of 50	TL074ID	TL074I
			Reel of 2500	TL074IDR	
-55°C to 125°C	6 mV	CDIP (JG)	Tube of 50	TL072MJG	TL072MJG
		CFP (U)	Tube of 150	TL072MU	TL072MU
		LCCC (FK)	Tube of 55	TL072MFK	TL072MFK
	9 mV	CDIP (J)	Tube of 25	TL074MJ	TL074MJ
		CFP (W)	Tube of 25	TL074MW	TL074MW
		LCCC (FK)	Tube of 55	TL074MFK	TL074MFK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).


**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003


**TL071, TL071A, TL071B  
D, P, OR PS PACKAGE  
(TOP VIEW)**




**TL072, TL072A, TL072B  
D, JG, P, PS, PW, OR U PACKAGE  
(TOP VIEW)**




**TL074A, TL074B  
D, J, N, NS, OR PW PACKAGE  
TL074 . . . D, J, N, NS, PW,  
OR W PACKAGE  
(TOP VIEW)**




**TL071  
FK PACKAGE  
(TOP VIEW)**



**TL072  
FK PACKAGE  
(TOP VIEW)**




**TL074  
FK PACKAGE  
(TOP VIEW)**




NC – No internal connection

### symbols

**TL071**




**TL072 (each amplifier)  
TL074 (each amplifier)**



**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**schematic (each amplifier)**



All component values shown are nominal.

COMPONENT COUNT†			
COMPONENT TYPE	TL071	TL072	TL074
Resistors	11	22	44
Transistors	14	28	56
JFET	2	4	6
Diodes	1	2	4
Capacitors	1	2	4
epi-FET	1	2	4

† Includes bias and trim circuitry

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage (see Note 1): $V_{CC+}$ .....	18 V
$V_{CC-}$ .....	-18 V
Differential input voltage, $V_{ID}$ (see Note 2) .....	$\pm 30$ V
Input voltage, $V_I$ (see Notes 1 and 3) .....	$\pm 15$ V
Duration of output short circuit (see Note 4) .....	Unlimited
Package thermal impedance, $\theta_{JA}$ (see Notes 5 and 6): D package (8 pin) .....	97°C/W
D package (14 pin) .....	86°C/W
N package .....	80°C/W
NS package .....	76°C/W
P package .....	85°C/W
PS package .....	95°C/W
PW package (8 pin) .....	149°C/W
PW package (14 pin) .....	113°C/W
U package .....	185°C/W
Package thermal impedance, $\theta_{JC}$ (see Notes 7 and 8): FK package .....	5.61°C/W
J package .....	15.05°C/W
JG package .....	14.5°C/W
W package .....	14.65°C/W
Operating virtual junction temperature, $T_J$ .....	150°C
Case temperature for 60 seconds: FK package .....	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds:	
D, N, NS, P, PS, or PW package .....	260°C
J, JG, or W package .....	300°C
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between  $V_{CC+}$  and  $V_{CC-}$ .

- 2. Differential voltages are at IN+ with respect to IN-.
- 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
- 5. Maximum power dissipation is a function of  $T_J(\max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(\max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 6. The package thermal impedance is calculated in accordance with JEDEC 51-7.
- 7. Maximum power dissipation is a function of  $T_J(\max)$ ,  $\theta_{JC}$ , and  $T_C$ . The maximum allowable power dissipation at any allowable case temperature is  $P_D = (T_J(\max) - T_C)/\theta_{JC}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 8. The package thermal impedance is calculated in accordance with MIL-STD-883.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B**  
**LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**electrical characteristics,  $V_{CC\pm} = \pm 15$  V (unless otherwise noted)**

PARAMETER	TEST CONDITION†	$T_A^\ddagger$	TL071C			TL071AC			TL071BC			TL072I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_{IO}$	Input offset voltage $V_O = 0$ , $R_S = 50 \Omega$	25°C Full range	3	10	3	6		2	3		3	6		mV	
$\alpha_{V_O}$	Temperature coefficient of input offset voltage	$V_O = 0$ , $R_S = 50 \Omega$	Full range	18		18		18		18		18		$\mu V/^\circ C$	
$I_{IO}$	Input offset current	$V_O = 0$	25°C Full range	5	100	5	100		5	100		5	100	pA	
$I_{IB}$	Input bias current§	$V_O = 0$	25°C Full range	65	200	65	200		65	200		65	200	pA	
$V_{ICR}$	Common-mode input voltage range	$R_L = 10 k\Omega$	25°C	±11	-12	±11	-12		±11	-12		±11	-12	V	
$V_{OM}$	Maximum peak output voltage swing	$R_L \geq 10 k\Omega$	25°C	±12	±13.5	±12	±13.5		±12	±13.5		±12	±13.5	V	
		$R_L \geq 2 k\Omega$	Full range	±10		±10		±10		±10		±10			
$A_{VD}$	Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L \geq 2 k\Omega$	25°C	25	200	50	200		50	200		50	200	V/mV	
$B_1$	Unity-gain bandwidth		25°C	3		3		3		3		3		MHz	
$r_i$	Input resistance		25°C	15		25		25		25		25			
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\min}$ , $V_O = 0$ , $R_S = 50 \Omega$	25°C	70	100	75	100		75	100		75	100	dB	
$k_{SVR}$	Supply-voltage rejection ratio ( $\Delta V_{CC\pm}/\Delta V_{IO}$ )	$V_{CC} = \pm 9$ V to $\pm 15$ V, $V_O = 0$ , $R_S = 50 \Omega$	25°C	70	100	80	100		80	100		80	100	dB	
$I_{CC}$	Supply current (each amplifier)	$V_O = 0$ , No load	25°C	1.4	2.5	1.4	2.5		1.4	2.5		1.4	2.5	mA	
$V_{O1}/V_{O2}$	Crosstalk attenuation	$AVD = 100$	25°C	120		120		120		120		120		dB	

† All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.

‡ Full range is  $T_A = 0^\circ C$  to  $70^\circ C$  for TL07\_C, TL07\_AC, TL07\_BC and is  $T_A = -40^\circ C$  to  $85^\circ C$  for TL07\_I.

§ Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 4. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**electrical characteristics,  $V_{CC\pm} = \pm 15$  V (unless otherwise noted)**

PARAMETER	TEST CONDITIONS†	$T_A^\ddagger$	TL071M TL072M			TL074M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{IO}$	Input offset voltage $V_O = 0, R_S = 50 \Omega$	25°C		3	6		3	9	mV
		Full range			9			15	
$\alpha V_{IO}$	Temperature coefficient of input offset voltage $V_O = 0, R_S = 50 \Omega$	Full range		18			18		$\mu V/^\circ C$
$I_{IO}$	Input offset current $V_O = 0$	25°C		5	100		5	100	pA
		Full range		20			20		
$I_{IB}$	Input bias current‡ $V_O = 0$	25°C		65	200		65	200	pA
				50			50		
$V_{ICR}$	Common-mode input voltage range	25°C		-12 ±11 to 15			-12 ±11 to 15		V
$V_{OM}$	Maximum peak output voltage swing $R_L = 10 \text{ k}\Omega$	25°C	±12	±13.5		±12	±13.5		V
		Full range	±12			±12			
			±10			±10			
$A_{VD}$	Large-signal differential voltage amplification $V_O = \pm 10 \text{ V}, R_L \geq 2 \text{ k}\Omega$	25°C	35	200		35	200		V/mV
			15			15			
$B_1$	Unity-gain bandwidth $T_A = 25^\circ C$			3			3		MHz
$r_i$	Input resistance $T_A = 25^\circ C$			10 <sup>12</sup>			10 <sup>12</sup>		$\Omega$
CMRR	Common-mode rejection ratio $V_{IC} = V_{ICR\min}, V_O = 0, R_S = 50 \Omega$	25°C	80	86		80	86		dB
$k_{SVR}$	Supply-voltage rejection ratio ( $\Delta V_{CC\pm}/\Delta V_{IO}$ ) $V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}, V_O = 0, R_S = 50 \Omega$	25°C	80	86		80	86		dB
$I_{CC}$	Supply current (each amplifier) $V_O = 0, \text{ No load}$	25°C	1.4	2.5		1.4	2.5		mA
$V_{O1}/V_{O2}$	Crosstalk attenuation $A_{VD} = 100$	25°C	120			120			dB

† Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 4. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

‡ All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is  $T_A = -55^\circ C$  to  $125^\circ C$ .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B**  
**LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

operating characteristics,  $V_{CC\pm} = \pm 15$  V,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TL07xM			ALL OTHERS			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_I = 10$ V, $C_L = 100$ pF,	$R_L = 2$ k $\Omega$ , See Figure 1	5	13	8	13	8	V/ $\mu$ s
$t_r$ Rise-time overshoot factor	$V_I = 20$ mV, $C_L = 100$ pF,	$R_L = 2$ k $\Omega$ ,	0.1	0.1	20%	20%	20%	$\mu$ s
		See Figure 1						
$V_n$ Equivalent input noise voltage	$R_S = 20$ $\Omega$	$f = 1$ kHz	18	18	4	4	4	nV/ $\sqrt{\text{Hz}}$
		$f = 10$ Hz to 10 kHz	4	4	4	4	4	$\mu$ V
$I_n$ Equivalent input noise current	$R_S = 20$ $\Omega$ ,	$f = 1$ kHz	0.01	0.01	0.003%	0.003%	0.003%	pA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion $V_I\text{rms} = 6$ V, $R_L \geq 2$ k $\Omega$ ,	$R_S \leq 1$ k $\Omega$ , $f = 1$ kHz	0.003%	0.003%	0.003%	0.003%	0.003%	

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Input Offset-Voltage Null Circuit

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**TYPICAL CHARACTERISTICS**

**Table of Graphs**

		<b>FIGURE</b>
I <sub>IB</sub>	Input bias current	vs Free-air temperature 4
V <sub>OM</sub>	Maximum output voltage	vs Frequency 5, 6, 7 vs Free-air temperature 8 vs Load resistance 9 vs Supply voltage 10
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Free-air temperature 11 vs Frequency 12
	Phase shift	vs Frequency 12
	Normalized unity-gain bandwidth	vs Free-air temperature 13
	Normalized phase shift	vs Free-air temperature 13
CMRR	Common-mode rejection ratio	vs Free-air temperature 14
I <sub>CC</sub>	Supply current	vs Supply voltage 15 vs Free-air temperature 16
P <sub>D</sub>	Total power dissipation	vs Free-air temperature 17
	Normalized slew rate	vs Free-air temperature 18
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency 19
THD	Total harmonic distortion	vs Frequency 20
	Large-signal pulse response	vs Time 21
V <sub>O</sub>	Output voltage	vs Elapsed time 22

## TYPICAL CHARACTERISTICS<sup>†</sup>




Figure 4




Figure 5




Figure 6




Figure 7

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**TYPICAL CHARACTERISTICS†**




Figure 8




Figure 9




Figure 10




Figure 11

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

### TYPICAL CHARACTERISTICS<sup>†</sup>

#### LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VS FREQUENCY




Figure 12

#### NORMALIZED UNITY-GAIN BANDWIDTH AND PHASE SHIFT VS

#### FREE-AIR TEMPERATURE




Figure 13

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**TYPICAL CHARACTERISTICS†**




Figure 14




Figure 15




Figure 16




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

## TYPICAL CHARACTERISTICS




Figure 18




Figure 19




Figure 20





Figure 21

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**TYPICAL CHARACTERISTICS**



**Figure 22**

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B**  
**LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

## APPLICATION INFORMATION

**Table of Application Diagrams**

APPLICATION DIAGRAM	PART NUMBER	FIGURE
0.5-Hz square-wave oscillator	TL071	23
High-Q notch filter	TL071	24
Audio-distribution amplifier	TL074	25
100-kHz quadrature oscillator	TL072	26
AC amplifier	TL071	27




Figure 23. 0.5-Hz Square-Wave Oscillator




Figure 24. High-Q Notch Filter





Figure 25. Audio-Distribution Amplifier

**TL071, TL071A, TL071B, TL072  
TL072A, TL072B, TL074, TL074A, TL074B  
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**


SLOS080G – SEPTEMBER 1978 – REVISED SEPTEMBER 2003

**APPLICATION INFORMATION**



NOTE A: These resistor values may be adjusted for a symmetrical output.


**Figure 26. 100-kHz Quadrature Oscillator**



**Figure 27. AC Amplifier**

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification.  
 E. Falls within MIL STD 1835 GDIP1-T8


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

U (S-GDFP-F10)


CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only.
  - Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.


D. The terminals are gold plated.

E. Falls within JEDEC MS-004

4040140/D 10/96

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Falls within JEDEC MS-001

For the latest package information, go to [http://www.ti.com/sc/docs/package/pkg\\_info.htm](http://www.ti.com/sc/docs/package/pkg_info.htm)


# MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T\*\*)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

## D (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



4040047/E 09/01


- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0.15).  
 D. Falls within JEDEC MS-012

---

## MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4040063/C 03/03


- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**14-PINS SHOWN**

**PLASTIC SMALL-OUTLINE PACKAGE**




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - Falls within JEDEC MO-153

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	amplifier.ti.com	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	dataconverter.ti.com	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	dsp.ti.com	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	interface.ti.com	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	logic.ti.com	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	power.ti.com	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	microcontroller.ti.com	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address:    Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated