

SN65LVDS100, SN65LVDT100 SN65LVDS101, SN65LVDT101

SLLS516B - AUGUST 2002 - REVISED SEPTEMBER 2003

DIFFERENTIAL TRANSLATOR/REPEATER

FEATURES

- Designed for Signaling Rates⁽¹⁾ ≥ 2 Gbps
- Total Jitter < 65 ps
- Low-Power Alternative for the MC100EP16
- Low 100 ps (Max) Part-To-Part Skew
- 25 mV of Receiver Input Threshold Hysteresis Over 0-V to 4-V Common-Mode Range
- Inputs Electrically Compatible With LVPECL, CML, and LVDS Signal Levels
- 3.3-V Supply Operation
- LVDT Integrates 110-Ω Terminating Resistor
- Offered in SOIC and MSOP
- Chip Scale Package (Product Preview)

APPLICATIONS

- 622 MHz Central Office Clock Distribution
- High-Speed Network Routing
- Wireless Basestations
- Low Jitter Clock Repeater
- Serdes LVPECL o/p to FPGA LVDS i/p Translator


DESCRIPTION

These high-speed translators/repeaters were designed to address various high-speed network routing applications. Inputs accept LVDS, LVPECL, and CML levels. The SN65LVDx100 provides LVDS outputs, while the SN65LVDx101 supports LVPECL outputs. They are compatible with the TIA/EIA-644-A (LVDS) standard (exception; the LVPECL output). Utilization of the LVDS technology allows for low power and high-speed operation. Internal data paths from input to output are fully differential for lower noise generation and low pulse width distortion. The V_{BB} pin is an internally generated voltage supply to allow operation with single-ended (LVPECL) inputs. For those applications where board space is a premium, the LVDT devices have the integrated 110- Ω termination resistor. All devices are characterized for operation from -40°C to 85°C.

DEVICE	INPUT	OUTPUT
SN65LVDS100	LVD0 LVDEOL OM	17/00
SN65LVDT100	LVDS or LVPECL or CML	LVDS
SN65LVDS101	LVDC and VDECL on CMI	LVDECI
SN65LVDT101	LVDS or LVPECL or CML	LVPECL


FUNCTIONAL DIAGRAM

VBB ON LVDS DEVICES ONLY



2 Gbps $2^{23}-1 \text{ PRBS}$ $\text{V}_{CC}=3.3 \text{ V}$ $|\text{V}_{ID}|=200 \text{ mV}, \text{V}_{IC}=1.2 \text{ V}$ Vertical Scale= 200 mV/div 1 GHz

EYE PATTERN



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

¹The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

SN65LVDS100, SN65LVDT100 SN65LVDS101, SN65LVDT101







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

OUTPUT	TERMINATION RESISTOR	PART NUMBER	PART MARKING	PACKAGE	STATUS
LVDS	No	SN65LVDS100D	DL100	SOIC	Production
LVDS	No	SN65LVDS100DGK	AZK	MSOP	Production
LVDS	Yes	SN65LVDT100D	DE100	SOIC	Production
LVDS	Yes	SN65LVDT100DGK	AZL	MSOP	Production
LVPECL	No	SN65LVDS101D	DL101	SOIC	Production
LVPECL	No	SN65LVDS101DGK	AZM	MSOP	Production
LVPECL	Yes	SN65LVDT101D	DE101	SOIC	Production
LVPECL	Yes	SN65LVDT101DGK	BAF	MSOP	Production

Add the suffix R for taped and reeled carrier (i.e. SN65LVDS100DR).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			SN65LVDS100, SN65LVDT100 SN65LVDS101, SN65LVDT101	
Supply voltage rang	_{ge,} (2) V _{CC}		−0.5 V to 4 V	
Sink/source, IBB	Sink/source, IBB			
Voltage range, (A, B	0 V to 4.3 V			
Differential voltage,	V _A – V _B (LVDT only)		1 V	
	11 B- t- M- 1-1(3)	A, B, Y, Z, and GND	±5 kV	
ESD	Human Body Model(3)	All pins	±2 kV	
	Charged-Device Model ⁽⁴⁾	All pins	±1500 V	
Continuous power d	dissipation	•	See Dissipation Rating Table	
Storage temperature	Storage temperature range, T _{Stq}			
Lead temperature 1	260°C			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
	3	3.3	3.6	V
LVDS	0.1		1	.,
LVDT	0.1		0.8	V
e or input signals)	0		4	V
			400	μΑ
			125	°C
	-40		85	°C
•	LVDT	LVDS	LVDS	LVDS

⁽¹⁾ Maximum free-air temperature operation is allowed as long as device recommended junction temperature is not exceeded.

⁽¹⁾ Chipscale packaging is under consideration for SN65LVDS100 and SN65LVDT100. Contact your local TI sales office for further information.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.7.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.



PACKAGE DISSIPATION RATINGS

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
DGK	377 mW	3.8 mW/°C	151 mW
D	481 mW	4.8 mW/°C	192 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

SN65LVDX101 POWER DISSIPATION

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pn	Davids a manner disable of the	$V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$		116		\^/
PD	Device power dissipation	V _{CC} = 3.6 V, T _A = 85°C			142	mW

DEVICE CHARACTERISTICS

		PARAMETER	MIN	NOM	MAX	UNIT
	LVDS100		25	30	A	
ICC	Supply current	LVDS101 ⁽¹⁾		50	61	mA
V _{BB}	Switching reference voltage(2)	1890	1950	2010	mV

 ⁽¹⁾ Supply current specifications while fully loaded (two 50-Ω resistors to V_{TT}).
(2) V_{BB} parameter varies 1:1 with V_{CC}

INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT	
V _{IT+}	Positive-going differential input voltage threshold	Ou Firm 4 and Table 4			100		
V _{IT} –	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			mV	
VID(HYS)	Differential input voltage hysteresis, V _{IT+} - V _{IT-}			25		mV	
	Land compatible Principle III/PO	V _I = 0 V or 2.4 V, Second input at 1.2 V	-20		20	^	
	Input current (A or B inputs 'LVDS)	V _I = 4 V, Second input at 1.2 V			33	μΑ	
I _I	Input current (A or B inputs 'LVDT)	V _I = 0 V or 2.4 V, Other input open	-40		40		
		V _I = 4 V, Other input open			66	μΑ	
	Power off input current (A or B inputs	V _{CC} = 1.5 V, V _I = 0 V or 2.4 V, Second input at 1.2 V	-20		20	μА	
l _l (OFF)	'LVDS)	$V_{CC} = 1.5 \text{ V}, V_I = 4 \text{ V}, \text{ Second input at } 1.2 \text{ V}$			33	·	
(011)	Power off input current (A or B inputs	$V_{CC} = 1.5 \text{ V}, V_I = 0 \text{ V} \text{ or } 2.4 \text{ V}, \text{ Other input open}$	-40		40		
	'LVDT)	$V_{CC} = 1.5 \text{ V}, V_I = 2.4 \text{ V} \text{ or 4 V}, \text{ Other input open}$			66	μΑ	
IIO	Input offset current (I _{IA} - I _{IB}) ('LVDS)	$V_{IA} = V_{IB}$, $0 \le V_{IA} \le 4 \text{ V}$	-6		6	μΑ	
	Termination resistance ('LVDT)	$V_{\mbox{\scriptsize ID}}$ = 300 mV and 500 mV, $V_{\mbox{\scriptsize IC}}$ = 0 to 2.4 V	90	110	132		
R _(T)	Termination resistance ('LVDT with power-off)	V _{ID} = 300 mV and 500 mV, V _{CC} = 1.5 V, V _{IC} = 0 to 2.4 V	90	110	132	Ω	
Ci	Differential input capacitance			0.6		pF	

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.



OUTPUT ELECTRICAL CHARACTERISTICS FOR SN65LVDx100 WITH LVDS OUTPUTS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
IVODI	Differential output voltage magnitude	See Figure 2	247	340	454	>/
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
ΔVOC(SS)	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage			50	150	mV
los	Short-circuit output current	$V_{O(Y)}$ or $V_{O(Z)} = 0$ V	-24		24	mA
los(D)	Differential short-circuit output current	V _{OD} = 0 V	-12	•	12	mA
Co	Differential output capacitance			1.5		pF

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

OUTPUT ELECTRICAL CHARACTERISTICS FOR SN65LVDx101 WITH LVPECL OUTPUTS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
VOH	Output high voltage(2)		2055	2280	2405	mV
VOL	Output low voltage ⁽²⁾	See Figure 4	1475	1690	1775	mV
IVODI	Differential output voltage magnitude		475	575	750	mV
Co	Differential output capacitance			0.8		pF

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	NOM(1)	MAX	UNIT
4	Decrease delegations less to bigh level entered	LVDx100		300	470	800	ps
^t PLH	Propagation delay time, low-to-high-level output	LVDx101	0 5 5	400	630	900	ps
	Book and the delay the birth to be been been a	LVDx100	See Figure 5	300	470	800	ps
^t PHL	Propagation delay time, high-to-low-level output	LVDx101		400	630	900	ps
t _r	Differential output signal rise time (20% – 80%)		0 [: [220	ps
t _f	Differential output signal fall time (20% – 80%)		See Figure 5			220	ps
tsk(p)	k(p) Pulse skew (tpHL - tpLH)(2)				5	50	ps
tsk(pp)	- (2)		V _{ID} = 0.2 V			100	ps
tjit(per)	- · · · · · · · · · · · · · · · · · · ·		1 GHz clock input ⁽⁵⁾ , See Figure 6		1	3.7	ps
tjit(cc)	Cycle-to-cycle jitter (peak) ⁽⁴⁾		1 GHz clock input ⁽⁶⁾⁾ , See Figure 6		6	23	ps
tjit(pp)	jit(pp) Peak-to-peak jitter ⁽⁴⁾		2 Gbps 2 ²³ –1 PRBS input ⁽⁷⁾), See Figure 6		28	65	ps
^t jit(det)	t(det) Deterministic jitter, peak-to-peak ⁽⁴⁾		2 Gbps 2 ⁷ –1 PRBS input ⁽⁸⁾), See Figure 6		17	48	ps

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

⁽²⁾ Outputs are terminated through a 50-Ω resistor to V_{CC} – 2 V; PECL level specifications are referenced to V_{CC} and will track 1:1 with variation of VCC.

⁽²⁾ $t_{SK(D)}$ is the magnitude of the time difference between the tPLH and tPHL of any output of a single device.

⁽³⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽⁴⁾ Jitter specifications are based on design and characterization. Stimulus system jitter of 2.3 ps t_{jit(per)}, 8.5 ps t_{jit(cc)}, 15.1 ps t_{jit(pp)}, and 9.7 ps t_{jit(det)} have been substracted from the values.

⁽⁵⁾ Input voltage = V_{ID} = 200 mV, 50% duty cycle at 1 GHz, t_f = t_f = 50 ps (20% to 80%), measured over 1000 samples.

⁽⁶⁾ Input voltage = V_{ID} = 200 mV, 50% duty cycle at 1 GHz, t_{r} = t_{f} = 50 ps (20% to 80%). (7) Input voltage = V_{ID} = 200 mV, 2^{23} –1 PRBS pattern at 2 Gbps, t_{r} = t_{f} = 50 ps (20% to 80%), measured over 200k samples. (8) Input voltage = V_{ID} = 200 mV, 2^{7} –1 PRBS pattern at 2 Gbps, t_{r} = t_{f} = 50 ps (20% to 80%).



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

Table 1. Receiver Input Voltage Threshold Test

APPLIED V	PPLIED VOLTAGES RESULTING DIFFERENTIAL INPUT VOLTAGE		RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT
VIA	V _{IB}	V _{ID}	V _{IC}	
1.25 V	1.15 V	100 mV	1.2 V	Н
1.15 V	1.25 V	–100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	Н
3.9 V	4. 0 V	–100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	Н
0.0 V	0.1 V	–100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	Н
0.7 V	1.7 V	-1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	Н
3.0 V	4.0 V	–1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	Н
0.0 V	1.0 V	-1000 mV	0.5 V	L

H = high level, L = low level





Figure 2. Differential Output Voltage (V_{OD}) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 0.25$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage








Figure 4. Typical Termination for LVPECL Output Driver (65LVDx101)



NOTE: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 0.25$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. Measurement equipment provides a bandwidth of 5 GHz minimum.

Figure 5. Timing Test Circuit and Waveforms



NOTES:A. All input pulses are supplied by a Agilent 81250 Stimulus System.

B. The measurement is made on a TEK TDS6604 running TDFSJIT3 application software.


Figure 6. Driver Jitter Measurement Waveforms





PIN ASSIGNMENTS

D AND DGK PACKAGE (TOP VIEW)



VBB on 'LVDS devices only


FUNCTION TABLE


DIFFERENTIAL INPUT	OUTPUTS	
$V_{ID} = V_A - V_B$	Υ	Z
V _{ID} ≥ 100 mV	Н	L
-100 mV < V _{ID} < 100 mV	?	?
V _{ID} ≤ −100 mV	L	Н
Open	?	?

H = high level, L = low level, ? = intermediate


EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

INPUT LVDS100/101






OUTPUT LVDS100




OUTPUT LVDS101






TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS








Figure 27

LVDS101 **DIFFERENTIAL OUTPUT VOLTAGE**




Figure 29

PEAK-TO-PEAK JITTER




Figure 26

LVDS100 **PEAK-TO-PEAK JITTER**




Figure 28

LVDS101 **PEAK-TO-PEAK JITTER**





Figure 30




LVDS100 622 Mbps, 2²³ – 1 PRBS



Horizontal Scale= 200 ps/div LVPECL-to-LVDS


Figure 31

LVDS101 622 Mbps, 2²³ – 1 PRBS




Horizontal Scale= 200 ps/div LVDS-to-LVPECL Figure 33

LVDS100 2 Gbps, 2²³ – 1 PRBS




Horizontal Scale= 100 ps/div LVPECL-to-LVDS Figure 32

LVDS101 2 Gbps, 2²³ – 1 PRBS



Horizontal Scale= 100 ps/div LVDS-to-LVPECL Figure 34





NOTE: V_{IL} is a steady-state parameter. The switching time is influenced by the input overdrive above this steady-state threshold up to a differential input voltage magnitude of 100 mV.

Figure 35. SN65LVDS100 Simulated Input Voltage Threshold vs Common-Mode Input Voltage, Supply Voltage, and Temperature




Figure 36. Jitter Setup Connections for SN65LVDS100 and SN65LVDS101



APPLICATION INFORMATION

For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. When V_{BB} is used, decouple V_{BB} and V_{CC} via a 0.01- μ F capacitor and limit the current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, ETC.)




Figure 37. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 38. Current-Mode Logic (CML)




Figure 39. Single-Ended (LVPECL)




Figure 40. Low-Voltage Differential Signaling (LVDS)



FAILSAFE CONSIDERATIONS

Failsafe, in regard to a line receiver, usually means that the output goes to a defined logical state with no input signal. To keep added jitter to an absolute minimum, the SN65LVDS100 does not include this feature. It does exhibit 25 mV of input voltage hysteresis to prevent oscillation and keep the output in the last state prior to input–signal loss (assuming the differential noise in the system is less than the hysteresis).

Should failsafe be required, it may be added externally with a 1.6-k Ω pull-up resistor to the 3.3–V supply and a 1.6-k Ω pull-down resistor to ground as shown in Figure 41 The default output state is determined by which line is pulled up or down and is the user's choice. The location of the 1.6-k Ω resistors is not critical. However the 100- Ω resistor should be located at the end of the transmission line.




Figure 41. External Failsafe Circuit

Addition of this external failsafe will reduce the differential noise margin and add jitter to the output signal. The roughly 100-mV steady-state voltage generated across the 100- Ω resistor adds (or subtracts) from the signal generated by the upstream line driver. If the line driver's differential output is symmetrical about zero volts, then the input at the receiver will appear asymmetrical with the external failsafe. Perhaps more important, is the extra time it takes for the input signal to overcome the added failsafe offset voltage.

In Figure 42 and using an external failsafe, the high-level differential voltage at the input of the SN65LVDS100 reaches 340 mV and the low-level –400 mV indicating a 60-mV differential offset induced by the external failsafe circuitry. The figure also reveals that the lowest peak-to-peak time jitter does not occur at zero-volt differential (the nominal input threshold of the receiver) but at –60 mV, the failsafe offset.

The added jitter from external failsafe increases as the signal transition times are slowed by cable effects. When a ten-meter CAT-5 UTP cable is introduced between the driver and receiver, the zero-crossing peak-to-peak jitter at the receiver output adds 250 ps when the external failsafe is added with this specific test set up. If external failsafe is used in conjunction with the SN65LVDS100, the noise margin and jitter effects should be budgeted.





Figure 42. Receiver Input Eye Pattern With External Failsafe

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated