March 1999

# DS90C032B LVDS Quad CMOS Differential Line Receiver

### **General Description**

The DS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C032B accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports OPEN and terminated (100 $\Omega$ ) input Fail-safe. Receiver output will be HIGH for both Fail-safe conditions.


The DS90C032B provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when  $\rm V_{CC}$  is not present.

The DS90C032B and companion line driver (DS90C031B) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.

### **Features**


- >155.5 Mbps (77.7 MHz) switching rates
- Accepts small swing (350 mV) differential signal levels
- High Impedance LVDS inputs with power down
- Ultra low power dissipation
- 600 ps maximum differential skew (5V, 25°C)
- 6.0 ns maximum propagation delay
- Industrial operating temperature range
- Available in surface mount packaging (SOIC)
- Pin compatible with DS26C32A, MB570 (PECL) and 41LF (PECL)
- Supports OPEN and terminated input fail-safe
- Conforms to ANSI/TIA/EIA-644 LVDS standard

## **Connection Diagram**



Order Number DS90C032BTM See NS Package Number M16A

## **Functional Diagram**



## **Receiver Truth Table**

ENABLES		INPUTS	OUTPUT
EN	EN*	R <sub>IN+</sub> - R <sub>IN-</sub>	R <sub>out</sub>
L	Н	X	Z
All other combinations		V <sub>ID</sub> ≥ 0.1V	Н
of ENABLE in	puts	V <sub>ID</sub> ≤ -0.1V	L
		Fail-safe OPEN	Н
		or Terminated	

TRI-STATE® is a registered trademark of National Semiconductor Corporation

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\rm CC}) & -0.3 \mbox{V to +6V} \\ \mbox{Input Voltage (R}_{\rm IN+}, \mbox{ R}_{\rm IN-}) & -0.3 \mbox{V to +5.8V} \end{array}$ 

Maximum Package Power Dissipation @ +25°C

M Package 1025 mW

Derate M Package 8.2 mW/°C above +25°C

Storage Temperature Range -65°C to +150°C

Lead Temperature Range

Soldering (4 sec.) +260°C Maximum Junction

Temperature

+150°C

ESD Rating (Note 7)  $(HBM, 1.5 \text{ } k\Omega, 100 \text{ pF}) \\ (EIAJ, 0 \Omega, 200 \text{ pF}) \\ \geq 250 \text{V}$ 

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.5	+5.0	+5.5	V
Receiver Input Voltage	GND		2.4	V
Operating Free Air To	emperature	(T <sub>A</sub> )		
DS90C032BT	-40	+25	+85	°C

## **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input High Threshold	V <sub>CM</sub> = +1.2V	R <sub>IN+</sub> ,			+100	mV
V <sub>TL</sub>	Differential Input Low Threshold		R <sub>IN</sub> _	-100			mV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +2.4V V <sub>CC</sub> = 5.5V or 0V		-10	±1	+10	μA
		V <sub>IN</sub> = 0V		-10	±1	+10	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.4 mA, V <sub>ID</sub> = +200 mV	R <sub>OUT</sub>	3.8	4.9		V
		I <sub>OH</sub> = -0.4 mA, Input terminated		3.8	4.9		V
V <sub>OL</sub>	Output Low Voltage	$I_{OL}$ = 2 mA, $V_{ID}$ = -200 mV			0.07	0.3	V
Ios	Output Short Circuit Current	Enabled, V <sub>OUT</sub> = 0V (Note 8)		-15	-60	-100	mA
l <sub>oz</sub>	Output TRI-STATE Current	Disabled, V <sub>OUT</sub> = 0V or V <sub>CC</sub>		-10	±1	+10	μA
V <sub>IH</sub>	Input High Voltage		EN,	2.0			V
V <sub>IL</sub>	Input Low Voltage		EN*			0.8	V
I <sub>I</sub>	Input Current			-10	±1	+10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA		-1.5	-0.8		V
I <sub>cc</sub>	No Load Supply Current	EN, EN* = V <sub>CC</sub> or GND, Inputs Open	V <sub>cc</sub>		3.5	10	mA
	Receivers Enabled	EN, EN* = 2.4 or 0.5, Inputs Open			3.7	11	mA
I <sub>ccz</sub>	No Load Supply Current Receivers Disabled	EN = GND, EN* = V <sub>CC</sub> , Inputs Open			3.5	10	mA

www.national.com

## **Switching Characteristics**

 $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$  (Notes 3, 4, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	C <sub>L</sub> = 5 pF	1.5	3.40	5.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	V <sub>ID</sub> = 200 mV	1.5	3.48	5.0	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	(Figure 1 and Figure 2)	0	80	600	ps
t <sub>SK1</sub>	Channel-to-Channel Skew (Note 5)		0	0.6	1.0	ns
t <sub>TLH</sub>	Rise Time			0.5	2.0	ns
t <sub>THL</sub>	Fall Time			0.5	2.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 2 k\Omega$		10	15	ns
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 10 pF	·	10	15	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 3 and Figure 4)		4	10	ns
t <sub>PZL</sub>	Enable Time Z to Low			4	10	ns

## **Switching Characteristics**

 $V_{CC}$  = +5.0V ± 10%,  $T_A$  = -40°C to +85°C (Notes 3, 4, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	C <sub>L</sub> = 5 pF	1.0	3.40	6.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	V <sub>ID</sub> = 200 mV	1.0	3.48	6.0	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	(Figure 1 and Figure 2)	0	0.08	1.2	ns
t <sub>SK1</sub>	Channel-to-Channel Skew (Note 5)		0	0.6	1.5	ns
t <sub>SK2</sub>	Chip to Chip Skew (Note 6)				5.0	ns
t <sub>TLH</sub>	Rise Time			0.5	2.5	ns
t <sub>THL</sub>	Fall Time			0.5	2.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 2 k\Omega$		10	20	ns
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 10 pF		10	20	ns
t <sub>PZH</sub>	Enable Time Z to High	(Figure 3 and Figure 4)		4	15	ns
t <sub>PZL</sub>	Enable Time Z to Low			4	15	ns

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise speci-

Note 3: All typicals are given for:  $V_{CC}$  = +5.0V,  $T_A$  = +25°C.

Note 4: Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50\Omega$ ,  $t_r$  and  $t_f$  (0%–100%)  $\leq 1$  ns for  $R_{IN}$  and  $t_f \leq 6$  ns for EN or EN\*.

Note 5: Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same chip with an event on the inputs.

Note 6: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

Note 7: ESD Rating:

HBM (1.5 k $\Omega$ , 100 pF)  $\geq$  2kV

 $\text{EIAJ (0}\Omega\text{, 200 pF)} \geq 250\text{V}$ 

Note 8: Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.

Note 9:  $C_L$  includes probe and jig capacitance.

#### **Parameter Measurement Information**




FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit

## **Parameter Measurement Information (Continued)**





FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms



C<sub>L</sub> includes load and test jig capacitance.

- $S_1 = V_{CC}$  for  $t_{PZL}$  and  $t_{PLZ}$  measurements.  $S_1 = GND$  for  $t_{PZH}$  and  $t_{PHZ}$  measurements.

FIGURE 3. Receiver TRI-STATE Delay Test Circuit




FIGURE 4. Receiver TRI-STATE Delay Waveforms

## **Typical Application**




FIGURE 5. Point-to-Point Application

## **Applications Information**

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 5. This configuration provides a clean signaling environment for the guick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of  $100\Omega$ . A termination resistor of  $100\Omega$  should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C032B differential line receiver is capable of detecting signals as low as 100 mV, over a  $\pm 1 V$  common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift  $\pm 1 V$  around this center point. The  $\pm 1 V$  shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. Both receiver input pins should honor their specified operating input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages.

#### Receiver Fail-Safe:

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic

levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating or terminated receiver inputs.

- 1. Open Input Pins. The DS90C032B is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.
- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a TRI-STATE or power-off condition, the receiver output will again be in a HIGH state, even with the end of cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable will offer better balance than flat ribbon cable.

The footprint of the DS90C032B is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver.

For additional LVDS application information, please refer to National's LVDS Owner's Manual available through National's website www.national.com/appinfo/lvds.

5 www.national.com

## **Pin Descriptions**

Pin No.	Name	Description
2, 6, 10, 14	R <sub>IN+</sub>	Non-inverting receiver input pin
1, 7, 9, 15	R <sub>IN-</sub>	Inverting receiver input pin
3, 5, 11, 13	R <sub>OUT</sub>	Receiver output pin
4	EN	Active high enable pin, OR-ed with EN*


Pin No.	Name	Description
12	EN*	Active low enable pin, OR-ed with EN
16	V <sub>cc</sub>	Power supply pin, +5V ± 10%
8	GND	Ground pin

## **Ordering Information**


Operating Temperature	Package Type/ Number	Order Number
-40°C to +85°C	SOP/M16A	DS90C032BTM

## **Typical Performance Characteristics**


#### Output High Voltage vs Power Supply Voltage




#### Output High Voltage vs Ambient Temperature



#### Output Low Voltage vs Power Supply Voltage




#### Output Low Voltage vs Ambient Temperature




## **Typical Performance Characteristics** (Continued)


# Output Short Circuit Current vs Power Supply Voltage




# Output Short Circuit Current vs Ambient Temperature




# Differential Propagation Delay vs Power Supply Voltage




# Differential Propagation Delay vs Ambient Temperature



#### Differential Skew vs Power Supply Voltage




#### Differential Skew vs Ambient Temperature




# **Typical Performance Characteristics** (Continued)

## Transition Time vs Power Supply Voltage




## Transition Time vs Ambient Temperature




www.national.com

M16A (REV H)

#### Physical Dimensions inches (millimeters) unless otherwise noted





16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC Order Number DS90C032BTM NS Package Number M16A

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: curope-support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507