- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)

#### (TOP VIEW) Y0 16 Y2 🛮 2 15 🛮 A Y3 🛮 3 14 🛮 B GND 14 13 [] C Y4 🛮 5 Ŋ ∨<sub>CC</sub> 12 11 G1 Y5 [] 6 G2A Y6 ∏ 7 10 Y7 **∏** 8 9 G<sub>2</sub>B

D, N, OR PW PACKAGE

### description

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select (A, B, C) inputs and the three enable (G1,  $\overline{G2A}$ ,  $\overline{G2B}$ ) inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 74AC11138 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

ENABLE INPUTS SELECT INPUTS							OUTI	PUTS					
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	X	Н	Χ	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	X	X	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




Copyright © 1996, Texas Instruments Incorporated

### logic symbols (alternatives)†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note	e 2): D package 1.3 W
	N package1.1 W
	PW package 0.5 W
Storage temperature range, T <sub>Stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions

			MIN	NOM	MAX	UNIT		
Vcc	Supply voltage		3	5	5.5	V		
	VCC = 3 V							
$\vee_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V		
		V <sub>CC</sub> = 5.5 V	3.85					
		V <sub>CC</sub> = 3 V			0.9			
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V		
		V <sub>CC</sub> = 5.5 V			1.65			
٧ı	Input voltage		0		VCC	V		
Vo	Output voltage		0		VCC	V		
		V <sub>CC</sub> = 3 V			-4			
ЮН	High-level output current	V <sub>CC</sub> = 4.5 V			-24	mA		
		V <sub>CC</sub> = 5.5 V			-24			
		V <sub>CC</sub> = 3 V		12				
lOL	Low-level output current $V_{CC} = 4.5 \text{ V}$				24	mA		
				24				
Δt/Δν	Input transition rise or fall rate		0		10	ns/V		
TA	Operating free-air temperature		-40		85	°C		

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	I	IWAA	UNIT
			2.9			2.9		
	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
			3.94			3.8		
	IOH = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA				0.1		0.1	
		5.5 V			0.1		0.1	
VoL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	lo 24 mA	4.5 V			0.36		0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3.5				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т,	Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN		UNII
tpLH	A, B, C	Any Y	1.5	8.3	10.2	1.5	11.4	ns
<sup>t</sup> PHL			1.5	8.9	10.9	1.5	12.2	
<sup>t</sup> PLH	G1	Any Y	1.5	7.2	9.2	1.5	10.2	ne
t <sub>PHL</sub>			1.5	7.3	9.4	1.5	10.5	ns
t <sub>PLH</sub>		Any Y	1.5	8.2	10.4	1.5	11.5	nc
t <sub>PHL</sub>	G2A, G2B		1.5	8.3	10.4	1.5	11.6	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
t <sub>PLH</sub>	A, B, C	Any Y	1.5	5.7	7.3	1.5	8.1	ns
<sup>t</sup> PHL			1.5	6.2	7.9	1.5	8.8	
<sup>t</sup> PLH	- G1	Any Y	1.5	5.1	6.9	1.5	7.5	ns
<sup>t</sup> PHL			1.5	5.2	6.9	1.5	7.7	115
t <sub>PLH</sub>		Any Y	1.5	5.8	7.6	1.5	8.3	ns
<sup>t</sup> PHL	G2A, G2B		1.5	5.6	7.5	1.5	8.3	115



### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per gate	$C_L = 50 pF$ ,	f = 1 MHz	51	pF

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 3~ns$ ,  $t_f = 3~ns$ .
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

### **APPLICATION INFORMATION**




Figure 2. 24-Bit Decoding Scheme

### **APPLICATION INFORMATION**




Figure 3. 32-Bit Decoding Scheme



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated