

HGTG12N60A4D, HGTP12N60A4D, HGT1S12N60A4DS

Data Sheet November 1999 File Number 4697.3

600V, SMPS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

The HGTG12N60A4D, HGTP12N60A4D and HGT1S12N60A4DS are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The IGBT used is the development type TA49335. The diode used in anti-parallel is the development type TA49371.

This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.


Formerly Developmental Type TA49337.

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGTG12N60A4D	TO-247	12N60A4D
HGTP12N60A4D	TO-220AB	12N60A4D
HGT1S12N60A4DS	TO-263AB	12N60A4D

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in tape and reel, e.g. HGT1S12N60A4DS9A.

Symbol




Features

•	>100kHz Operation
•	200kHz Operation
•	600V Switching SOA Capability
•	Typical Fall Time 70ns at T_J = 125°C


- Low Conduction Loss
- Temperature Compensating SABER™ Model www.intersil.com
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards

Packaging


JEDEC TO-220AB ALTERNATE VERSION



JEDEC TO-263AB



JEDEC STYLE TO-247



INTER	RSIL CORPORAT	ION IGBT PRODU	ICT IS COVERED	BY ONE OR MO	RE OF THE FOLL	OWING U.S. PAT	ENTS
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

HGTG12N60A4D, HGTP12N60A4D, HGT1S12N60A4DS

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	HGTG12N60A4D, HGTP12N60A4D, HGT1S12N60A4DS	UNITS
Collector to Emitter Voltage	600	V
Collector Current Continuous		
At $T_C = 25^{\circ}C$ I_{C25}	54	Α
At T _C = 110°C	23	Α
Collector Current Pulsed (Note 1)	96	Α
Gate to Emitter Voltage ContinuousV _{GES}	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T _J = 150°C, Figure 2	60A at 600V	
Power Dissipation Total at $T_C = 25^{\circ}C$	167	W
Power Dissipation Derating T _C > 25 ^o C	1.33	W/oC
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, see Tech Brief 334T _{pkg}	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. Pulse width limited by maximum junction temperature.

Electrical Specifications $T_J = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CO	NDITIONS	MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV _{CES}	$I_C = 250\mu A, V_{GE} = 0V$		600	-	-	V
Collector to Emitter Leakage Current	ICES	V _{CE} = 600V	$T_J = 25^{\circ}C$	-	-	250	μΑ
			$T_{J} = 125^{\circ}C$	-	-	2.0	mA
Collector to Emitter Saturation Voltage	V _{CE(SAT)}	I _C = 12A,	$T_J = 25^{\circ}C$	-	2.0	2.7	V
		V _{GE} = 15V	$T_{J} = 125^{\circ}C$	-	1.6	2.0	V
Gate to Emitter Threshold Voltage	V _{GE(TH)}	$I_C = 250\mu A, V_{CE} = 6$	600V	-	5.6	-	V
Gate to Emitter Leakage Current	I _{GES}	V _{GE} = ±20V		-	-	±250	nA
Switching SOA	SSOA	$T_J = 150^{\circ}C$, $R_G = 10^{\circ}$ L = 100 μ H, $V_{CE} = 60^{\circ}$		60	-	-	Α
Gate to Emitter Plateau Voltage	V _{GEP}	I _C = 12A, V _{CE} = 300	V	-	8	-	V
On-State Gate Charge	Q _{g(ON)}	I _C = 12A,	V _{GE} = 15V	-	78	96	nC
		V _{CE} = 300V	V _{GE} = 20V	-	97	120	nC
Current Turn-On Delay Time	t _d (ON)I	IGBT and Diode at T _J = 25 ^o C,		-	17	-	ns
Current Rise Time	t _{rl}	I _{CE} = 12A,	I _{CE} = 12A, V _{CE} = 390V,		8	-	ns
Current Turn-Off Delay Time	t _{d(OFF)I}	$V_{GE} = 390V,$ $V_{GE} = 15V,$		-	96	-	ns
Current Fall Time	t _{fl}	$R_G = 10\Omega$,		-	18	-	ns
Turn-On Energy (Note 3)	E _{ON1}	L = 500μH, Test Circuit (Figure 24)		-	55	-	μJ
Turn-On Energy (Note 3)	E _{ON2}		1 Tost Girodit (1 Igaro 24)		160	-	μJ
Turn-Off Energy (Note 2)	E _{OFF}			-	50	-	μJ
Current Turn-On Delay Time	t _d (ON)I	IGBT and Diode at T	_J = 125 ^o C,	-	17	-	ns
Current Rise Time	t _{rl}	$\begin{array}{l} I_{CE}=12A,\\ V_{CE}=390V,V_{GE}=15V,\\ R_{G}=10\Omega,\\ L=500\mu H,\\ \end{array}$ Test Circuit (Figure 24)		-	16	-	ns
Current Turn-Off Delay Time	t _{d(OFF)I}			-	110	170	ns
Current Fall Time	t _{fl}			-	70	95	ns
Turn-On Energy (Note3)	E _{ON1}			-	55	-	μJ
Turn-On Energy (Note 3)	E _{ON2}			-	250	350	μJ
Turn-Off Energy (Note 2)	E _{OFF}	7		-	175	285	μJ

HGTG12N60A4D, HGTP12N60A4D, HGT1S12N60A4DS

Electrical Specifications $T_J = 25^{\circ}C$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Diode Forward Voltage	V _{EC}	I _{EC} = 12A	-	2.2	-	V
Diode Reverse Recovery Time	t _{rr}	$I_{EC} = 12A$, $dI_{EC}/dt = 200A/\mu s$	-	30	-	ns
		I_{EC} = 1A, dI_{EC}/dt = 200A/ μ s	-	18	-	ns
Thermal Resistance Junction To Case	$R_{ heta JC}$	IGBT	-	-	0.75	oC/W
		Diode	-	-	2.0	oC/W

NOTES:

- Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending
 at the point where the collector current equals zero (I_{CE} = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement
 of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.
- 3. Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E_{ON1} is the turn-on loss of the IGBT only. E_{ON2} is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T_J as the IGBT. The diode type is specified in Figure 24.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. DC COLLECTOR CURRENT vs CASE TEMPERATURE




FIGURE 3. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT




FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 9. TURN-ON DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 11. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 13. TRANSFER CHARACTERISTIC




FIGURE 15. TOTAL SWITCHING LOSS vs CASE TEMPERATURE




FIGURE 12. FALL TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 14. GATE CHARGE WAVEFORMS




FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE




FIGURE 17. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 19. DIODE FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 21. RECOVERY TIMES VS RATE OF CHANGE OF CURRENT




FIGURE 18. COLLECTOR TO EMITTER ON-STATE VOLTAGE VS GATE TO EMITTER VOLTAGE




FIGURE 20. RECOVERY TIMES vs FORWARD CURRENT




FIGURE 22. STORED CHARGE VS RATE OF CHANGE OF CURRENT




FIGURE 23. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE

Test Circuit and Waveforms




FIGURE 24. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 25. SWITCHING TEST WAVEFORMS

HGTG12N60A4D, HGTP12N60A4D, HGT1S12N60A4DS

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBDTM LD26" or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_CE) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1}=0.05/(t_{d(OFF)I}+t_{d(ON)I}).$ Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 25. Device turn-off delay can establish an additional frequency limiting condition for an application other than $T_{JM}.\ t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2}).$ The allowable dissipation (P_D) is defined by $P_D = (T_{JM} - T_C)/R_{\theta JC}.$ The sum of device switching and conduction losses must not exceed $P_D.$ A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \times I_{CE})/2.$

 E_{ON2} and E_{OFF} are defined in the switching waveforms shown in Figure 25. E_{ON2} is the integral of the instantaneous power loss (I_CE x V_CE) during turn-on and E_{OFF} is the integral of the instantaneous power loss (I_CE x V_CE) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero (I_CE = 0).

intersil