## BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS

The merging of low-power CMOS logic and bipolar output power drivers permit the UCN5841/42A, UCN5841/42LW, and A5841/42SLW integrated circuits to be used in a wide variety of peripheral power driver applications. Each device has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers. The 500 mA npn Darlington outputs, with integral transient-suppression diodes, are suitable for use with relays, solenoids, and other inductive loads. Except for packaging and the maximum driver output voltage ratings, the UCN5841A, UCN5841LW, A5841SLW, UCN5842A, UCN5842LW, and A5842SLW are identical. All package variations of the 5842 offer premium performance with a minimum output-breakdown voltage rating of 80 V (50 V sustaining). All drivers can be operated with a split supply where the negative supply is up to -20 V.

BiMOS II devices have higher data-input rates than the earlier BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, drivers can be cascaded for interface applications requiring additional drive lines.

The UCN584xA devices are furnished in a standard 18-pin plastic DIP; the UCN584xLW devices are in an 18-lead surface-mountable wide-body SOIC package; the A584xSLW devices are provided in a 20lead wide-body SOIC package with improved thermal characteristics.

The A5841SLW and UCN5841LW drivers are also available for operation to a temperature of -40°C. To order, change the suffix from 'SLW' to 'ELW', or change the prefix from 'UCN' to 'UCQ'.

#### **FEATURES**

- To 3.3 MHz Data-Input Rate
- CMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches,
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation
- DIP or SOIC Packaging
- Automotive Capable

Always order by complete part number, e.g., | A5841SLW |.

#### UCN5841A & UCN5842A OUT<sub>1</sub> V<sub>EE</sub> 1 รบ่า CLOCK | 2 CLK OUT<sub>2</sub> OUT<sub>3</sub> SHIFT REGISTER LATCHES LOGIC OUT<sub>4</sub> GROUND LOGIC OUT<sub>5</sub> SUPPLY SERIAL 13 $OUT_6$ DATA OUT

STROBE 7

 $V_{EE}$ 

OUTPUT

ENABLE

ST

รบ่า

10

12 OUT<sub>7</sub>

11 OUT<sub>8</sub>

Note that the UCN584xA (dual in-line package) and UCN584xLW (small-outline IC package) are electrically identical and share a common terminal number assignment.


#### ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature


Output Voltage, V <sub>CE</sub>
(5841) <b>50 V</b>
(5842) <b>80 V</b>
Output Voltage, V <sub>CE(sus)</sub>
(5841)
(5842) <b>50 V</b> †
Logic Supply Voltage Range,
V <sub>DD</sub> 4.5 V to 15 V
V <sub>DD</sub> with Reference to V <sub>EE</sub> <b>25 V</b>
Emitter Supply Voltage, V <sub>FF</sub> 20 V
Input Voltage Range,
V <sub>IN</sub> 0.3 V to V <sub>DD</sub> + 0.3 V
Continuous Output Current,
I <sub>OUT</sub>
Package Power Dissipation,
P <sub>D</sub> See Graph
Operating Temperature Range,
T <sub>A</sub> 20°C to +85°C
Storage Temperature Range,
T <sub>S</sub> 55°C to +150°C
†For inductive load applications.
Caution: CMOS devices have input static protection


but are susceptible to damage when exposed to extremely high static electrical charges.



## 5841 AND 5842 8-BIT SERIAL-INPUT, LATCHED DRIVERS












# ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V, $V_{EE}$ = 0 V (unless otherwise specified).

		Applicable			Limits			
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Unit		
Output Leakage Current	I <sub>CEX</sub>	5841*	V <sub>OUT</sub> = 50 V	_	50	μΑ		
			V <sub>OUT</sub> = 50 V, T <sub>A</sub> = +70°C		100	μА		
		5842*	V <sub>OUT</sub> = 80 V	_	50	μА		
			V <sub>OUT</sub> = 80 V, T <sub>A</sub> = +70°C	_	100	μА		
Collector-Emitter	V <sub>CE(SAT)</sub>	All	I <sub>OUT</sub> = 100 mA	_	1.1	V		
Saturation Voltage			I <sub>OUT</sub> = 200 mA	_	1.3	٧		
			$I_{OUT} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	_	1.6	V		
Collector-Emitter	V <sub>CE(sus)</sub>	5841*	I <sub>OUT</sub> = 350 mA, L = 2 mH	35	_	V		
Sustaining Voltage		5842*	I <sub>OUT</sub> = 350 mA, L = 2 mH	50	_	٧		
Input Voltage	V <sub>IN(0)</sub>	All		_	0.8	٧		
	V <sub>IN(1)</sub>	All	V <sub>DD</sub> = 12 V	10.5	_	V		
			V <sub>DD</sub> = 10 V	8.5	_	٧		
			V <sub>DD</sub> = 5.0 V	3.5	_	V		
Input Resistance	R <sub>IN</sub>	All	V <sub>DD</sub> = 12 V	50	_	kΩ		
			V <sub>DD</sub> = 10 V	50	_	kΩ		
			V <sub>DD</sub> = 5.0 V	50	_	kΩ		
Supply Current	I <sub>DD(ON)</sub>	All	All Drivers ON, V <sub>DD</sub> = 12 V	_	16	mA		
			All Drivers ON, V <sub>DD</sub> = 10 V	_	14	mA		
			All Drivers ON, V <sub>DD</sub> = 5.0 V	_	8.0	mA		
	I <sub>DD(OFF)</sub>	All	All Drivers OFF, V <sub>DD</sub> = 12 V	_	2.9	mA		
			All Drivers OFF, V <sub>DD</sub> = 10 V	_	2.5	mA		
			All Drivers OFF, V <sub>DD</sub> = 5.0 V	_	1.6	mA		
Clamp Diode Leakage Current	I <sub>R</sub>	5841*	V <sub>R</sub> = 50 V		50	μА		
Leanage Guileiii		5842*	V <sub>R</sub> = 80 V		50	μА		
Clamp Diode Forward Voltage	V <sub>F</sub>	All	I <sub>F</sub> = 350 mA	_	2.0	V		

<sup>\*</sup> Complete part number includes a prefix (A or UCN) and a suffix (A, LW, or SLW) as follows: UCN5841A, UCN5841LW, or A5841SLW, UCN5842A, UCN5842LW, or A5842SLW.

## 5841 AND 5842 8-BIT SERIAL-INPUT, LATCHED DRIVERS

# TYPICAL INPUT CIRCUITS STROBE OUTPUT **ENABLE** Dwg. EP-010-3 $V_{\mathrm{DD}}$ **CLOCK** SERIAL DATA IN Dwg. EP-010-4A TYPICAL OUTPUT DRIVER OUT SUB Dwg. EP-021-8



#### **TIMING CONDITIONS**

 $(T_A = +25^{\circ}C, V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$ 

A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse	75 no
_	(Data Hold Time)	
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and	
	Output Transition	1.0 $\mu$ s

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.


When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.



#### **TRUTH TABLE**

Serial		Shift Register Contents					Serial		Latch Contents						Output Contents				
Data Input	Clock Input		l <sub>2</sub>	l <sub>3</sub>		I <sub>8</sub>	Data Output	Strobe Input	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>		l <sub>8</sub>	Output Enable	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>		l <sub>8</sub>
Н	7	Н	R <sub>1</sub>	R <sub>2</sub>		R <sub>7</sub>	R <sub>7</sub>												
L	7	L	R <sub>1</sub>	R <sub>2</sub>		R <sub>7</sub>	R <sub>7</sub>												
Х	ユ	R <sub>1</sub>	$R_2$	R <sub>3</sub>		R <sub>8</sub>	R <sub>8</sub>												
		Х	Х	Χ		Χ	Х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>8</sub>						
		P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>8</sub>	P <sub>8</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>8</sub>	L	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>8</sub>
									Х	Χ	Х		Χ	Н	Н	Н	Н		Н

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State




The products described here are manufactured under one or more U.S. patents or U.S. patents pending.


Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

#### **UCN5841A and UCN5842A**







- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  - 2. Lead spacing tolerance is non-cumulative.
  - 3. Lead thickness is measured at seating plane or below.




#### UCN5841LW and UCN5842LW

Dimensions in Inches (for reference only)










Dwg. MA-008-18A in

# Dimensions in Millimeters (controlling dimensions)









Dwg. MA-008-18A mm


- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  - 2. Lead spacing tolerance is non-cumulative.

#### **A5841SLW and A5842SLW**

Dimensions in Inches (for reference only)










Dwg. MA-008-20 in

## Dimensions in Millimeters (controlling dimensions)







NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.

