# 5815



Designed primarily for use with high-voltage vacuum-fluorescent **UCN5815A** displays, the UCN5815A and UCN5815EP BiMOS II integrated circuits consist of eight npn Darlington source drivers with output pull-22 BLANKING down resistors, a CMOS latch for each driver, and common STROBE, BLANKING, and ENABLE functions. LOGIC 21 V<sub>DD</sub> SUPPLY 20 OUT<sub>1</sub> BiMOS II devices have considerably better data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will operate 19 OUT<sub>2</sub> to at least 4.4 MHz. With a 12 V supply, significantly higher speeds 18 OUT3 are obtained. The CMOS inputs cause minimum loading and are 17 OUT<sub>4</sub> compatible with standard CMOS and NMOS logic commonly found in microprocessor designs. TTL circuits may require the use of appropri-16 OUT<sub>5</sub> ate pull-up resistors. OUT6 15 14 OUT<sub>7</sub>

The bipolar outputs may be used as segment, dot (matrix), bar, or digit drivers in vacuum-fluorescent displays. All eight outputs can be activated simultaneously at ambient temperatures in excess of 75°C. To simplify printed wiring board layout, output connections are opposite the inputs. A minimum component display subsystem, requiring few or no discrete components, can be assembled using the UCN5815A/EP with the UCN5810AF/EPF/LWF, UCN5812AF/EPF, or UCN5818AF/EPF serial-to-parallel latched drivers.

Suffix 'A' devices are furnished in a standard 22-pin plastic DIP; suffix 'EP' indicates a 28-lead PLCC.

### FEATURES

- To 4.4 MHz Date-Input Rate
- High-Voltage Source Outputs
- CMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Latches
- Internal Pull-Down Resistors
- Wide Supply-Voltage Range

Always order by complete part number:

Part Number	Package
UCN5815A	22-Pin DIP
UCN5815EP	28-Lead PLCC



#### INe IN -13 OUT<sub>8</sub> INg 10 LOAD GROUND 11 12 V<sub>BB</sub> SUPPLY Dwg. PP-015-3 **ABSOLUTE MAXIMUM RATINGS**

Щŝ

ENABLE

STROBE

2

IN<sub>1</sub> 3

 $IN_2$ 

 $IN_3$ 

IN 4

IN 🕫

at +25°C Free-Air Temperature

Output Voltage, V <sub>OUT</sub> <b>60 V</b>
Logic Supply Voltage Range,
V <sub>DD</sub>
Load Supply Voltage Range,
V <sub>BB</sub>
Input Voltage Range,
V <sub>IN</sub>
Continuous Output Current,
I <sub>оит</sub> <b>-40 mA</b>
Package Power Dissipation, P <sub>D</sub>
(UCN5815A) <b>2.5 W</b> *
(UCN5815EP) 2.27 W*
Operating Temperature Range,
T <sub>A</sub>
Storage Temperature Range,
T <sub>S</sub>

\* Derate linearly to 0 W at +150°C.

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

# ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{BB} = 60$ V, $V_{DD} = 5$ V and 12 V (unless otherwise noted).

				Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units	
Output Off Voltage	V <sub>OUT</sub>		-	1.0	V	
Output On Voltage	V <sub>OUT</sub>	$I_{OUT}$ = -25 mA, $V_{BB}$ = 60 V	57.5	_	V	
Output Pull-Down Current	I <sub>OUT</sub>	$V_{OUT} = V_{BB}$	400	850	μA	
Output Leakage Current	I <sub>OUT</sub>	$T_A = 70^{\circ}C$	—	-15	μΑ	
Input Voltage	V <sub>IN(1)</sub>	V <sub>DD</sub> = 5.0 V	3.5	5.3	V	
	-	V <sub>DD</sub> = 12 V	10.5	12.3	V	
	V <sub>IN(0)</sub>		-0.3	+0.8	V	
Input Current	I <sub>IN(1)</sub>	$V_{DD} = V_{IN} = 5.0 \text{ V}$	—	100	μA	
		$V_{DD} = V_{IN} = 12 V$	-	240	μΑ	
Input Impedance	Z <sub>IN</sub>	$V_{DD} = 5.0 V$	50	—	kΩ	
Supply Current	I <sub>BB</sub>	All outputs on, All outputs open	-	10.5	mA	
		All outputs off, All outputs open	_	100	μΑ	
	I <sub>DD</sub>	$V_{DD} = 5.0 \text{ V}$ , All outputs off, All inputs = 0 V	_	100	μΑ	
		$V_{DD}$ = 12 V, All outputs off, All inputs = 0 V	_	200	μΑ	
	-	$V_{DD}$ = 5.0 V, One output on, All inputs = 0 V	-	1.0	mA	
	-	$V_{DD}$ = 12 V, One output on, All inputs = 0 V	-	3.0	mA	

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.



TYPICAL OUTPUT DRIVER



Dwg. No. EP-021-3



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1984, 2000 Allegro MicroSystems, Inc.

#### UCN5815EP



Information present at an input is transferred to its latch when the STROBE and ENABLE are high. The latches will continue to accept new data as long as both STROBE and ENABLE are held high. With either STROBE or ENABLE in the low state, no information can be loaded into the latches.

When the BLANKING input is high, all of the output buffers are disabled (off) without affecting the information stored in the latches. With the BLANKING input low, the outputs are controlled by the state of the latches.



#### **TIMING CONDITIONS**



Α.	Minimum Data Active Time Before Strobe Enabled (Data Set-Up Time)
В.	Minimum Data Active Time After Strobe Disabled (Data Hold Time)
C.	Minimum Strobe Pulse Width 125 ns
D.	Typical Time Between Strobe Activation and Output ON to OFF Transition 5.0 μs
Ε.	Typical Time Between Strobe Activation and Output   OFF to ON Transition 500 ns
F.	Minimum Data Pulse Width

Timing is representative of a 4.4 MHz data input rate. Higher speeds may be attainable with increased supply voltage; operation at high temperatures will reduce the specified maximum clock frequency.

#### **TRUTH TABLE**

INPUTS				OUT <sub>N</sub>	
IN <sub>N</sub>	STROBE	ENABLE	BLANK	T-1	т
0	1	1	0	Х	0
1	1	1	0	X	1
Х	Х	Х	1	X	0
Х	0	Х	0	1	1
Х	0	Х	0	0	0
Х	Х	0	0	1	1
Х	х	0	0	0	0

X = irrelevant

T-1 = previous output state

T = present output state



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 17 devices.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
  - 3. Supplied in standard sticks/tubes of 38 devices or add "TR" to part number for tape and reel.

# *POWER INTERFACE DRIVERS*

Function	Inction Output Ratings*		Part Number <sup>†</sup>		
SERIAL-INPUT LATCHED DRIVERS					
8-Bit (saturated drivers)	-120 mA	50 V‡	5895		
8-Bit	350 mA	50 V	5821		
8-Bit	350 mA	80 V	5822		
8-Bit	350 mA	50 V‡	5841		
8-Bit	350 mA	80 V‡	5842		
8-Bit (constant-current LED driver)	75 mA	17 V	6275		
8-Bit (DMOS drivers)	250 mA	50 V	6595		
8-Bit (DMOS drivers)	350 mA	50 V‡	6A595		
8-Bit (DMOS drivers)	100 mA	50 V	6B595		
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10		
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811		
16-Bit (constant-current LED driver)	75 mA	17 V	6276		
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812		
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818		
32-Bit	100 mA	30 V	5833		
32-Bit (saturated drivers)	100 mA	40 V	5832		
PARALLEL-INPUT LATCHED DRIVERS					
4-Bit	350 mA	50 V‡	5800		
8-Bit	-25 mA	60 V	5815		
8-Bit	350 mA	50 V‡	5801		
8-Bit (DMOS drivers)	100 mA	50 V	6B273		
8-Bit (DMOS drivers)	250 mA	50 V	6273		
SPECIAL-PURPOSE DEVICES					
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804		
Addressable 8-Bit Decoder/DMOS Driver	250 mA	50 V	6259		
Addressable 8-Bit Decoder/DMOS Driver	350 mA	50 V‡	6A259		
Addressable 8-Bit Decoder/DMOS Driver	100 mA	50 V	6B259		
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817		

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

