SCLS307B- JANUARY 1996 - REVISED JANUARY 2003


- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 12 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Eight Flip-Flops With Single-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

description/ordering information


These devices are positive-edge-triggered octal D-type flip-flops with an enable input. The 'HC377 devices are similar to the 'HC273 devices, but feature a latched clock-enable (CLKEN) input instead of a common clear.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse, if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. These devices are designed to prevent false clocking by transitions at CLKEN.

SN54HC377...J OR W PACKAGE SN74HC377...DW, N, OR NS PACKAGE (TOP VIEW)



SN54HC377 . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74HC377N	SN74HC377N
	0010 014	Tube	SN74HC377DW	110077
-40°C to 85°C	SOIC – DW	Tape and reel	SN74HC377DWR	HC377
	SOP - NS	Tape and reel	SN74HC377NSR	HC377
	CDIP – J		SNJ54HC377J	SNJ54HC377J
-55°C to 125°C	CFP – W	Tube	SNJ54HC377W	SNJ54HC377W
	LCCC - FK	Tube	SNJ54HC377FK	SNJ54HC377FK

T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each flip-flop)

II	OUTPUT		
CLKEN	CLK	D	Q
Н	Х	Χ	Q_0
L	\uparrow	Н	Н
L	\uparrow	L	L
Х	L	Χ	Q_0

logic diagram (positive logic)





SCLS307B- JANUARY 1996 - REVISED JANUARY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, $I_{ K }(V_1 < 0 \text{ or } V_1 > V_{CC})$ (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	58°C/W
N package	69°C/W
NS package	60°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN	SN54HC377			174HC37	7	LINIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIН	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V			0.5			0.5	V
٧ _{IL}		$V_{CC} = 4.5 V$			1.35			1.35	
		VCC = 6 V			1.8			1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V			1000			1000	
Δt/Δν	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns
		$V_{CC} = 6 V$			400			400	
TA	Operating free-air temperature	_	-55	•	125	-40	•	85	°C

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCLS307B- JANUARY 1996 - REVISED JANUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		Т	A = 25°C	;	SN54HC377		SN74HC377			
PARAMETER	TEST CO	ONDITIONS	vcc	MIN			MIN MAX MIN MA		MAX	UNIT		
		2 V	1.9	1.998		1.9		1.9				
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
∨он	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V	
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84			
	lOH	$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34			
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1		
			$I_{OL} = 20 \mu A$	$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1
VOL	VI = VIH or VIL		6 V		0.001	0.1		0.1		0.1	V	
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33		
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33		
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA	
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ	
C _i			2 V to 6 V		3	10		10		10	pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			.,	T _A = 1	25°C	SN54HC377		SN74HC377		
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		5		3		4	
fclock	f _{clock} Clock frequency				25		16		20	MHz
					29		19		23	
			2 V	100		150		125		
$t_{\mathbf{W}}$	Pulse duration, CLK high o	tion, CLK high or low		20		30		25		ns
			6 V	17		25		21		
		D	2 V	100		150		125		ns
			4.5 V	20		30		25		
			6 V	17		25		21		
t _{su}	Setup time before CLK↑	CLKEN high or low	2 V	100		150		125		
			4.5 V	20		30		25		
			6 V	17		25		21		
		CLKEN inactive or active, data	2 V	5		5		5		ns
th	Hold time after CLK↑		4.5 V	5		5		5		
			6 V	5		5		5		


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	TO (OUTPUT) VC	.,	T,	4 = 25°C	;	SN54H	IC377	SN74H	IC377	
PARAMETER	(INPUT)		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	11		3		4		
f _{max}			4.5 V	25	54		16		20		MHz
			6 V	29	64		19		23		
		Any	2 V		56	160		240		200	ns
t _{pd}	CLK		4.5 V		15	32		48		40	
·			6 V		12	27		41		34	
			2 V		38	75		110		95	
t _t		Any	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	30	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega_{\rm t}$ t_f = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated