

MM54HCT03/MM74HCT03 Quad 2-Input NAND Gate (Open Drain)

General Description

The MM54HCT03/MM74HCT03 are logic functions fabricated by using advanced silicon-gate CMOS technology which provides the inherent benefits of CMOS—low quiescent power and wide power supply range. These devices are input and output characteristic and pinout compatible with standard DM54LS/74LS logic families. All inputs are protected from static discharge damage by internal diodes to $V_{\rm CC}$ and ground.

MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS


devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL, LS pin-out and threshold compatible
- \blacksquare Fast switching: t_{PLH} , $t_{PHL} = 12$ ns (typ)
- Low power: 10 µW at DC
- High fan-out, 10 LS-TTL loads


Connection and Logic Diagrams

Dual-In-Line Package



TL/F/9395-1

Order Number MM54HCT03 or MM74HCT03



TL/F/9395-2

Absolute Maximum Ratings (Notes 1 & 2) If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation (PD)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Operating Conditions ...

	Min	Max	Units	
Supply Voltage (V _{CC})	4.5	5.5	V	
DC Input or Output Voltage (V _{IN} , V _{OUT})	0	V_{CC}	V	
Operating Temperature Range (T _A)				
MM74HCT	-40	+85	°C	
MM54HCT	-55	+125	°C	
Input Rise or Fall Times				
(t_r, t_f)		500	ns	

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Conditions	T _A =25°C		74HCT T _A = -40°C to +85°C	54HCT T _A = -55°C to +125°C	Units
			Typ Guaranteed Limits			Limits	
V _{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	V
V _{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V _{OL}	Maximum Low Level Voltage	$\begin{split} & V_{\text{IN}}\!=\!V_{\text{IH}} \\ & I_{\text{OUT}} \!=\!20~\mu\text{A} \\ & I_{\text{OUT}} \!=\!4.0~\text{mA}, V_{\text{CC}}\!=\!4.5\text{V} \\ & I_{\text{OUT}} \!=\!4.8~\text{mA}, V_{\text{CC}}\!=\!5.5\text{V} \end{split}$	l	0.1 0.26 0.26	0.1 0.33 0.33	0.1 0.4 0.4	V V V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V_{IH} or V_{IL}		±0.1	± 1.0	± 1.0	μΑ
I _{LKG}	Minimum High Level Output Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{OUT} = V_{CC}$		0.5	5.0	10	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$		2.0	20	40	μΑ
		V _{IN} = 2.4V or 0.5V (Note 4)		1.2	1.4	1.5	mA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package; -12 mW/°C from 100°C to 125°C.

Note 4: This is measured per input with all other inputs held at $V_{\rm CC}$ or ground.

$\textbf{AC Electrical Characteristics} \ V_{CC} = 5.0 \text{V}, T_{A} = 25^{\circ}\text{C}, C_{L} = 15 \ \text{pF}, t_{r} = t_{f} = 6 \ \text{ns}, \text{unless otherwise noted}$


Symbol	Parameter	Conditions	Тур	Units
t _{PZL}	Maximum Propagation Delay	$R_L = 1 k\Omega$	7	ns
t _{PLZ}	Maximum Propagation Delay	$R_L = 1 k\Omega$	10	ns


AC Electrical Characteristics $V_{CC} = 5.0V \pm 10\%$, $C_L = 50$ pF, $t_r = t_f = 6$ ns, unless otherwise specified

Symbol	Parameter	Conditions	T _A €25°		74HCT T _A = -40°C to +85°C	54HCT T _A = -55°C to +125°C	Units
			Тур		Guaranteed Limits		
t _{PZL}	Maximum Propagation Delay	$R_L = 1 k\Omega$	10	20	25	30	ns
t _{PLZ}	Maximum Propagation Delay	$R_L = 1 k\Omega$	12	20	25	30	ns
t _{THL}	Maximum Output Fall Time		10	15	19	22	ns
C _{PD}	Power Dissipation Capacitance (Note 5)	(per gate) R _L = ∞		14			pF
C _{IN}	Maximum Input Capacitance			5	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC}$.


Physical Dimensions inches (millimeters)





Ceramic Dual-In-Line Package (J)
Order Number MM54HCT03J
NS Package Number J14A

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MM74HCT03N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: onlyeg@tevnz.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408