

Data sheet acquired from Harris Semiconductor

CD74HC40105, CD74HCT40105

High Speed CMOS Logic 4-Bit x 16-Word FIFO Register

Features

February 1998

- · Independent Asynchronous Inputs and Outputs
- Expandable in Either Direction
- · Reset Capability
- · Status Indicators on Inputs and Outputs
- · Three-State Outputs
- Shift-Out Independent of Three-State Control
- Fanout (Over Temperature Range)
 - Standard Outputs...... 10 LSTTL Loads - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)$
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Applications

- Bit-Rate Smoothing
- CPU/Terminal Buffering
- Data Communications
- · Peripheral Buffering
- **Line Printer Input Buffers**
- Auto-Dialers
- CRT Buffer Memories
- · Radar Data Acquisition

Description

The Harris CD74HC40105 and CD74HCT40105 are highspeed silicon-gate CMOS devices that are compatible, except for "shift-out" circuitry, with the Harris CD40105B. They are low-power first-in-out (FIFO) "elastic" storage registers that can store 16 four-bit words. The 40105 is capable of handling input and output data at different shifting rates. This feature makes particularly useful as a buffer between asynchronous systems.

Each work position in the register is clocked by a control flipflop, which stores a marker bit. A "1" signifies that the position's data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceeding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC40105E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT40105E	-55 to 125	16 Ld PDIP	E16.3
CD74HC40105M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT40105M	-55 to 125	16 Ld SOIC	M16.15

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

CD74HC40105, CD74HCT40105 (PDIP, SOIC) TOP VIEW THREE-STATE CONTROL 1 16 VCC



Loading Data

Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been transferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

Unloading Data

As soon as the first word has rippled to the output, the dataout ready output (DOR) goes HIGH and data of the first word is available on the outputs. Data of other words can be removed by a negative-going transition on the shift-out input (\$\overline{SO}\$). This negative-going transition causes the DOR signal to go LOW while the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go high again, signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain LOW, and any further commands will be ignored until a "1" marker ripples down to the last control register and DOR goes HIGH. If during unloading SI is HIGH, (FIFO is full) data on the data input of the FIFO is entered in the first location.

Master Reset

A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. Thus, MR does not clear data within the register but only the control logic. If the shift-in flag (SI) is HIGH during the master reset pulse, data present at the input (D0 to D3) are immediately moved into the first location upon completion of the reset process.


Three-State Outputs

In order to facilitate data busing, three-state outputs (Q0 to Q3) are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output. A HIGH on the three-state control flag (output enable input OE) forces the outputs into the high-impedance OFF-state mode. Note that the shift-out signal, unlike that in the Harris CD40105B, is independent of the three-state output control. In the CD40105B, the three-state control must not be shifted from High to Low when the shift-out signal is Low (data loss would occur). In the high-speed CMOS version this restriction has been eliminated.

Cascading

The 40105 can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than four bits, the DIR and the DOR outputs must be gated together with AND gates. Theri outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figures 12 and 13).

Functional Diagram







FIGURE 1. FUNCTIONAL BLOCK DIAGRAM



†† "R" overrides "S".

FIGURE 2. LOGIC DIAGRAM

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}	-0.5V to 7V
DC Input Diode Current, I _{IK}	
For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$	±20mA
DC Output Diode Current, I _{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	±20mA
DC Output Source or Sink Current per Output Pin, IO	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	±25mA
DC V _{CC} or Ground Current, I _{CC}	±50mA

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (oC/W)
PDIP Package	90
SOIC Package	
Maximum Junction Temperature	150 ⁰ C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS		V _{CC}	25°C			-40°C 1	O 85°C	-55°C T						
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS				
HC TYPES																
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V				
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V				
				6	4.2	-	-	4.2	-	4.2	-	V				
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V				
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V				
				6	-	-	1.8	-	1.8	-	1.8	V				
High Level Output	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V				
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V				
omeo zoado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V				
High Level Output	7				-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V				
112 20000			-5.2	6	5.48	-	-	5.34	-	5.2	-	V				
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V				
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V				
OWICO Educa			0.02	6	-	-	0.1	-	0.1	-	0.1	V				
Low Level Output	7						-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads				4	4.5	-	-	0.26	-	0.33	-	0.4	V			
TTE Education			5.2	6	-	-	0.26	-	0.33	-	0.4	V				
Input Leakage Current	lį	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ				
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ				

DC Electrical Specifications (Continued)

PARAMETER		TES CONDI		V _{CC}		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	6	-	-	±0.5	-	±5	-	±10	μА
HCT TYPES	•						•	•	•			
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	5.5	-	-	±0.5	-	±5	-	±10	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

NOTE: For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
ŌĒ	0.75
SI, SO	0.4
Dn	0.3
MR	1.5

NOTE: Unit Load is $\Delta I_{\hbox{CC}}$ limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Prerequisite for Switching Specifications

			25	°C	-40°C	ГО 85 ⁰ С	-55°C T	╛	
PARAMETER	SYMBOL	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
HC TYPES		•		•	•	•	•	•	
SI Pulse Width	t _W	2	80	-	100	-	120	-	ns
HIGH or LOW		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
SO Pulse Width	t _W	2	120	-	150	-	180	-	ns
HIGH or LOW		4.5	24	-	30	-	36	-	ns
		6	20	-	26	-	31	-	ns
DIR Pulse Width	t _W	2	200	-	250	-	300	-	ns
HIGH or LOW		4.5	40	-	50	-	60	-	ns
		6	34	-	43	-	51	-	ns
DOR Pulse Width	t _W	2	200	-	250	-	300	-	ns
HIGH or LOW		4.5	40	-	50	-	60	-	ns
		6	34	-	43	-	51	-	ns
MR Pulse Width HIGH	t _W	2	120	-	150	-	180	-	ns
		4.5	24	-	30	-	36	-	ns
		6	20	-	26	-	31	-	ns
Removal Time	t _{REM}	2	50	-	65	-	75	-	ns
MR to SI		4.5	10	-	13	-	15	-	ns
		6	9	-	11	-	13	-	ns
Set-Up Time	t _{SU}	2	5	-	5	-	5	-	ns
Dn to SI		4.5	5	-	5	-	5	-	ns
		6	5	-	5	-	5	-	ns
Hold Time	t _H	2	125	-	155	-	190	-	ns
Dn to SI		4.5	25	-	31	-	38	-	ns
		6	21	-	26	-	32	-	ns
Maximum Pulse Frequency	f _{MAX}	2	3	-	2	-	2	-	MHz
SI, SO		4.5	15	-	12	-	10	-	MHz
		6	18	-	14	-	12	-	MHz
HCT TYPES		1			1				
SI Pulse Width HIGH or LOW	t _W	4.5	16	-	20	-	24	-	ns
SO Pulse Width HIGH or LOW	t _W	4.5	16	-	20	-	24	-	ns
DIR Pulse Width HIGH or LOW	t _W	4.5	40	-	50	-	60	-	ns
DOR Pulse Width HIGH or LOW	t _W	4.5	40	-	50	-	60	-	ns
MR Pulse Width HIGH	t _W	4.5	24	-	30	-	36	-	ns
Removal Time MR to SI	t _{REM}	4.5	15	-	19	-	22	-	ns
Set-Up Time Dn to SI	tsu	4.5	0	-	0	-	0	-	ns
Hold Time Dn to SI	t _H	4.5	25	-	31	-	38	-	ns
Maximum Pulse Frequency SI, SO	f _{MAX}	4.5	15	-	12	-	10	-	MHz

Switching Specifications Input t_r , $t_f = 6ns$

		TEST	v _{cc}		25°C		-40°C 1	го 85°С	-55°C TO 125°C]
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES				•	•	•		•	•	•	1
Propagation Delay	t _{PHL} ,	C _L = 50pF	2	-	-	175	-	220	-	265	ns
MR to DIR, DOR	^t PLH	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
		C _L = 15pF	5	-	15	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns
SI to DIR	t _{PHL} ,	C _L = 50pF	2	-	-	210	-	265	-	315	ns
	^t PLH	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	36	-	45	-	54	ns
SO to DOR	t _{PHL,}	C _L = 50pF	2	-	-	210	-	265	-	315	ns
	^t PLH	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	36	-	45	-	54	ns
SO to Qn	t _{PHL} ,	C _L = 50pF	2	-	-	400	-	500	-	600	ns
	tPLH	C _L = 50pF	4.5	-	-	80	-	100	-	120	ns
		C _L = 15pF	5	-	35	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	68	-	85	-	102	ns
Propagation Delay/Ripple thru	^t PLH	C _L = 50pF	2	-	-	2000	-	2500	-	3000	ns
Delay SI to DOR			4.5	-	-	400	-	500	-	600	ns
			6	-	-	340	-	425	-	510	ns
Propagation Delay/Ripple thru	tPLH	C _L = 50pF	2	-	-	2500	-	3125	-	3750	ns
Delay SO to DIR			4.5	-	-	500	-	625	-	750	ns
			6	-	-	425	-	532	-	638	ns
Propagation Delay/Ripple thru	t _{PLH}	C _L = 50pF	2	-	-	1500	-	1900	-	2250	ns
Delay SI to Qn			4.5	-	-	300	-	380	-	450	ns
			6	-	-	260	-	330	-	380	ns
Three-State Output Enable	t _{PZH} , t _{PZL}	C _L = 50pF	2	-	-	150	-	190	-	225	ns
ŌĒ to Q _n			4.5	-	-	30	-	38	-	45	ns
			6	-	-	26	-	33	-	38	ns
Three-State Output Disabe	t _{PHZ} , t _{PLZ}	C _L = 50pF	2	-	-	140	-	175	-	210	ns
OE to Qn		C _L = 50pF	4.5	-	-	28	-	35	-	42	ns
		C _L = 50pF	6	-	-	24	-	30	-	36	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Maximum SI, SO Frequency	f _{MAX}	C _L = 15pF	5	-	32	-	-	-	-	-	MHz
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	C _L = 15pF	5	-	83	-	-	-	-	-	pF


Switching Specifications Input $t_{\text{r}},\,t_{\text{f}}$ = 6ns (Continued)

		TEST	V _{CC}		25°C		-40°C T	O 85°C	-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Output Capacitance	C _O	C _L = 50pF	-	-	-	15	-	15	-	15	pF
HCT TYPES									-		
Propagation Delay Time	t _{PLH} ,	C _L = 50pF	4.5	-	-	36	-	45	-	54	ns
MR to DIR, DOR	t _{PHL}	C _L = 15pF	5	-	15	-	-	-	-	-	ns
SI to DIR	t _{PLH} ,	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
	t _{PHL}	C _L =15pF	5	-	18	-	-	-	-	-	ns
SO to DOR	t _{PLH} ,	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
	t _{PHL}	C _L =15pF	5	-	18	-	-	-	-	-	ns
SO to Qn	t _{PLH} ,	C _L = 50pF	4.5	-	-	80	-	100	-	120	ns
	tPHL	C _L =15pF	5	-	35	-	-	-	-	-	ns
Propagation Delay/Ripple thru Delay SI to DOR	t _{PLH}	C _L = 50pF	4.5	-	-	400	-	500	-	600	ns
Propagation Delay/Ripple thru Delay SO to DIR	t _{PLH}	C _L = 50pF	4.5	-	-	500	-	625	-	750	ns
Propagation Delay/Ripple thru Delay SI to Qn	t _{PLH}	C _L = 50pF	4.5	-	-	300	-	380	-	450	ns
Three-State Output Enable OE to Q _n	^t PZH, ^t PZL	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
Three-State Output Disabe OE to Qn	t _{PHZ} , t _{PLZ}	C _L = 50pF	4.5	-	·	30	-	38	-	45	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Maximum CP Frequency	f _{MAX}	C _L =15pF	5	-	32	-	-	-	-	-	MHz
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	C _L =15pF	5	-	83	-	-	-	-	-	pF
Three-State Output Capacitance	C _O	C _L = 50pF	-	-	-	15	-	15	-	15	pF

NOTES:

 ^{4.} C_{PD} is used to determine the dynamic power consumption, per package.
 5. P_D = C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f₀) where f_i = Input Frequency, f₀ = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 3. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 5. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 4. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 6. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

Test Circuits and Waveforms (Continued)




FIGURE 7. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS




FIGURE 9. HC THREE-STATE PROPAGATION DELAY WAVEFORM




FIGURE 8. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS






FIGURE 10. HCT THREE-STATE PROPAGATION DELAY WAVEFORM




NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.

FIGURE 11. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT



NOTE: Pulse must be applied for cascading by 16 N bits.

FIGURE 13. EXPANSION, 8-BITS WIDE BY 16 N-BITS LONG USING HC/HCT40105



NOTES:

- 6. Data valid goes to high level in advance of the data out by a maximum of 38ns at $V_{CC} = 4.5V$ for $C_L = 50pF$ and $T_A = 25^{\circ}C$.
- 7. At V_{CC} = 4.5V, ripple time from position 1 to position 16.
- 8. At V_{CC} = 4.5V, ripple time from position 16 to position 1.

FIGURE 14. TIMING DIAGRAM FOR THE CD74HC/HCT40105

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated