

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 15 ns
- ±6-mA Output Drive at 5 V

SN54HC594 . . . J OR W PACKAGE SN74HC594 . . . D, DW, OR N PACKAGE (TOP VIEW)



- Low Input Current of 1 μA Max
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers

SN54HC594 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The 'HC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (\overline{RCLR} , \overline{SRCLR}) inputs are provided on both the shift and storage registers. A serial ($Q_{H'}$) output is provided for cascading purposes.

Both the shift register (SRCLK) and storage register (RCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register always is one count pulse ahead of the storage register.

The parallel $(Q_A - Q_H)$ outputs have high-current capability. $Q_{H'}$ is a standard output.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74HC594N	SN74HC594N
		Tube of 40	SN74HC594D	
4000 1- 0500	SOIC - D	Reel of 2500	SN74HC594DR	HC594
-40°C to 85°C		Reel of 250	SN74HC594DT	
	2010 5111	Tube of 40	SN74HC594DW	110504
	SOIC – DW	Reel of 2000	SN74HC594DWR	HC594
	CDIP – J	Tube of 25	SNJ54HC594J	SNJ54HC594J
–55°C to 125°C	CFP – W	Tube of 150	SNJ54HC594W	SNJ54HC594W
	LCCC - FK	Tube of 55	SNJ54HC594FK	SNJ54HC594FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54HC594, SN74HC594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS SCLS040F - DECEMBER 1982 - REVISED OCTOBER 2003

FUNCTION TABLE

		INPUTS			FUNCTION			
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION			
Χ	Х	L	Х	Χ	Shift register is cleared.			
L	1	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.			
Н	1	Н	Х	Х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.			
L	\downarrow	Н	Х	Х	Shift register state is not changed.			
Х	Χ	X	X	L	Storage register is cleared.			
Х	Х	X	\uparrow	Н	Shift register data is stored in the storage register.			
Х	Х	X	\downarrow	Н	Storage register state is not changed.			



logic diagram (positive logic)





timing diagram SRCLK **SER RCLK** SRCLR RCLR Q_A QC Q_D Q_E QF Q_{G} QH' absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Continuous output current, I_O (V_O = 0 to V_{CC}) ± 35 mA Continuous current through V_{CC} or GND ± 70 mA DW package 57°C/W N package 67°C/W Storage temperature range, T_{stq} –65°C to 150°C

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN	SN54HC594		SN	174HC59	4	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15		7	3.15			V
		V _{CC} = 6 V	4.2	4	51,	4.2			
		V _{CC} = 2 V		PEL	0.5			0.5	
٧ _{IL}	Low-level input voltage	V _{CC} = 4.5 V		Q	1.35			1.35	V
		VCC = 6 V		, C	1.8			1.8	
٧ı	Input voltage		0	2	VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V			1000			1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V			500			500	ns
		VCC = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		.,	Т	A = 25°C	;	SN54H	IC594	SN74HC594		
PARAMETER	TES	T CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
VOH	$V_I = V_{IH}$ or V_{IL}	$Q_{H'}$, $I_{OH} = -4 \text{ mA}$	45.7	3.98	4.3		3.7		3.84		V
		Q_A-Q_H , $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$Q_{H'}$, $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2	EW	5.34		
		$Q_{A}-Q_{H}$, $I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2	FL	5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1	4	0.1		0.1	
			4.5 V		0.001	0.1	ζ ₀ ,	0.1		0.1	
			6 V		0.001	0.1	γ_{Q_i}	0.1		0.1	
VOL		$Q_{H'}$, $I_{OL} = 4 \text{ mA}$	451/		0.17	0.26) V	0.4		0.33	V
		Q_A-Q_H , $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26	7	0.4		0.33	
		$Q_{H'}$, $I_{OL} = 5.2 \text{ mA}$	6.1/		0.15	0.26		0.4		0.33	
		Q_A-Q_H , $I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF

SN54HC594, SN74HC594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS040F - DECEMBER 1982 - REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T _A =	25°C	SN54H	IC594	SN74H	IC594	
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		5		3.3		4	
fclock	Clock frequency		4.5 V		25		17		20	MHz
			6 V		29		20		24	
			2 V	100		150		125		
		SRCLK or RCLK high or low	4.5 V	20		30		25		
	Dulas dunation		6 V	17		25		21		
t _W	Pulse duration		2 V	100		150		125		ns
		SRCLR or RCLR low	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	90		135	7	110		
		SER before SRCLK↑	4.5 V	18		27	2	22		
			6 V	15		23	D. L.	19		
			2 V	90		135		110		
		SRCLK↑ before RCLK↑†	4.5 V	18		27		22		
			6 V	15		23		19		
			2 V	50		75		63		
t _{su}	Setup time	SRCLR low before RCLK↑	4.5 V	10		15		13		ns
			6 V	9		13		11		
			2 V	20		20		20		
		SRCLR high (inactive) before SRCLK↑	4.5 V	10		10		10		
			6 V	10		10		10		
			2 V	5		5		5		
		RCLR high (inactive) before SRCLK↑	4.5 V	5		5		5		
			6 V	5		5		5		
			2 V	5		5		5		
th	Hold time, SER a	fter SRCLK↑	4.5 V	5		5		5		ns
			6 V	5		5		5		

[†] This setup time ensures that the output register receives stable data from the shift-register outputs. The clocks may be tied together, in which case the output register is one clock pulse behind the shift register.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

	FROM	то		T,	Δ = 25°C	;	SN54H	IC594	SN74HC594		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	8		3.3		4		
f _{max}			4.5 V	25	35		17		20		MHz
			6 V	29	40		20		24		
			2 V		50	150		225		185	
	SRCLK	$Q_{H'}$	4.5 V		20	30		45		37	
			6 V		15	25		38		31	ns
^t pd			2 V		50	150		225		185	115
	RCLK	Q _A -Q _H	4.5 V		20	30		45		37	
			6 V		15	25		38		31	
	SRCLR	Q _H ′	2 V		50	150	Ć,	225		185	ns
			4.5 V		20	30	2	45		37	
tou			6 V		15	25	Q.	38		31	
^t PHL			2 V		50	125		185		155	113
	RCLR	Q_A-Q_H	4.5 V		20	25		37		31]
			6 V		15	21		31		26	
			2 V		38	75		110		95	
		$Q_{H'}$	4.5 V		8	15		22		19	ns
t _t			6 V		6	13		19		16	
1			2 V		38	60		90		75	1.0
		Q_A – Q_H	4.5 V		8	12		18		15	
			6 V		6	10		15		13	

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETER	FROM	FROM TO		T,	Վ = 25° C	;	SN54HC594		SN74HC594		LINUT
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		90	200		300		250	
t _{pd}	RCLK	Q _A –Q _H	4.5 V		23	40		60		50	ns
·			6 V		19	34		51		43	
			2 V		90	200	4	300		250	
t _{PHL}	RCLR	Q _A -Q _H	4.5 V		23	40	(2)	60		50	ns
			6 V		19	34	γ_{Q_i}	51		43	
			2 V		45	210) W	315		265	
t _t		Q_A – Q_H	4.5 V		17	42		63		53	ns
			6 V		13	36		53		45	

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	395	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.
- F. tf and tr are the same as tt.


Figure 1. Load Circuit and Voltage Waveforms



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated