SCAS514E - JUNE 1995 - REVISED OCTOBER 2003

- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 7.5 ns at 5 V


description/ordering information

These octal buffers and line drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 'AC244 devices are organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AC244 . . . J OR W PACKAGE SN74AC244 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AC244 . . . FK PACKAGE (TOP VIEW)




ORDERING INFORMATION

TA	PACKAGI	ΕŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AC244N	SN74AC244N
	0010 014	Tube	SN74AC244DW	10044
-40°C to 85°C	SOIC - DW	Tape and reel	SN74AC244DWR	AC244
	SOP - NS	Tape and reel	SN74AC244NSR	AC244
	SSOP – DB	Tape and reel	SN74AC244DBR	AC244
	TOCOD DW	Tube	SN74AC244PW	10044
	TSSOP – PW	Tape and reel	SN74AC244PWR	AC244
	CDIP – J	Tube	SNJ54AC244J	SNJ54AC244J
–55°C to 125°C	CFP – W	Tube	SNJ54AC244W	SNJ54AC244W
	LCCC - FK	Tube	SNJ54AC244FK	SNJ54AC244FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







FUNCTION TABLE (each buffer)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	DB package DW package N package NS package	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Storage temperature range, T _{stq}	PW package	83°C/W
3		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

				SN54AC244		244 SN74AC244	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 3 V		0.9		0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V		1.35		1.35	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	V
VO	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 3 V		-12		-12	
lон	High-level output current	V _{CC} = 4.5 V		-24		-24	mA
		V _{CC} = 5.5 V		-24		-24	
		V _{CC} = 3 V		12		12	
loL	Low-level output current	V _{CC} = 4.5 V		24		24	mA
		V _{CC} = 5.5 V		24		24	
Δt/Δν	Input transition rise or fall rate			8		8	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54AC244, SN74AC244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS514E - JUNE 1995 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T,	Δ = 25°C	;	SN54AC244		SN74AC244			
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
\/		I _{OH} = -12 mA	3 V	2.56			2.4		2.46		.,	
VOH			4.5 V	3.86			3.7		3.76		V	
		$I_{OH} = -24 \text{ mA}$	5.5 V	4.86			4.7		4.76			
		I _{OH} = -50 mA [†]	5.5 V				3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
			3 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	1.1 144 V	
			5.5 V			0.1		0.1		0.1		
. V		I _{OL} = 12 mA	3 V			0.36		0.5		0.44		
VOL		1 - 24 mA	4.5 V			0.36		0.5		0.44		
		$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.5		0.44		
		I _{OL} = 50 mA [†]	5.5 V					1.65				
		I _{OL} = 75 mA [†]	5.5 V							1.65		
1.	Data inputs	$V_I = V_{CC}$ or GND	5.5.7			±0.1		±1		±1	^	
IJ	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz		$V_O = V_{CC}$ or GND, $V_I(OE) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±5		±2.5	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ	
Ci		V _I = V _{CC} or GND	5 V		2.5	·				·	pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	T,	_A = 25°C	;	SN54A	C244	SN74A	C244	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tpLH	А	Y	2	6.5	9	1	12.5	1.5	10	
tpHL			2	6.5	9	1	12	2	10	ns
^t PZH	ŌĒ	Y	2	6	10.5	1	11.5	1.5	11	
tpZL			2.5	7.5	10	1	13	2	11	ns
t _{PHZ}	ŌĒ	0 5	3	7	10	1	12.5	1.5	10.5	20
tPLZ] OE	ſ	2.5	7.5	10.5	1	13	2.5	11.5	ns



SCAS514E - JUNE 1995 - REVISED OCTOBER 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	T,	4 = 25°C	;	SN54A	C244	SN74A	C244	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	_	V	1.5	5	7	1	9.5	1	7.5	
^t PHL	А	Y	1.5	5	7	1	9	1	7.5	ns
^t PZH	- ŌĒ		1.5	5	7	1	9	1.5	8	
^t PZL		Y	1.5	5.5	8	1	10.5	1.5	8.5	ns
^t PHZ	ŌĒ	V	2.5	6.5	9	1	10.5	1	9.5	20
^t PLZ	OE .	T	2	6.5	9	1	11	2	9.5	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CON	TYP	UNIT	
C _{pd}	Power dissipation capacitance per buffer/driver	$C_L = 50 \text{ pF},$	f = 1 MHz	45	pF

PARAMETER MEASUREMENT INFORMATION ○ 2×VCC **TEST** S1 $\mathbf{500}\,\Omega$ tPLH/tPHL Open From Output tPLZ/tPZL 2×V_{CC} **Under Test** tPHZ/tPZH Open C_L = 50 pF 500 Ω (see Note A) Output **LOAD CIRCUIT VCC** Control 50% V_{CC} 50% V_CC (low-level enabling) ◀ tPLZ tpzL → VCC Input Output ≈VCC 50% V_CC 50% V_CC Waveform 1 50% V_CC V_{OL} + 0.3 V S1 at 2 \times V_{CC} **tPLH** (see Note B) ^tPHL tPZH → **◆**tpHZ → Output - Vон V_{OH} - 0.3 V Waveform 2 50% V_{CC} Output 50% V_CC 50% V_{CC} S1 at Open · VOL ≈0 V (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated