

### SPICE Device Model SUD50N02-06P Vishay Siliconix

### N-Channel 20-V (D-S) 175° MOSFET

### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 70104 www.vishay.com 08-Jun-04 1

# **SPICE Device Model SUD50N02-06P**

## Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.4		V
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V	964		А
Drain-Source On-State Resistance <sup>b</sup>	r <sub>DS(on)</sub>	$V_{GS}$ = 10 V, $I_D$ = 20 A	0.0041	0.0046	Ω
		$V_{GS}$ = 10 V, $I_{D}$ = 20 A, $T_{J}$ = 125°C	0.0057		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A	0.0065	0.0073	
Forward Voltage <sup>b</sup>	$V_{SD}$	$I_{S} = 50 \text{ A}, V_{GS} = 0 \text{ V}$	0.91	1.2	V
Dynamic <sup>a</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz	2418	2550	pF
Output Capacitance	$C_{oss}$		816	900	
Reverse Transfer Capacitance	C <sub>rss</sub>		348	415	
Total Gate Charge <sup>c</sup>	$Q_g$	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 50 A	20	19	nC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		7.5	7.5	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		6	6	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	$V_{DD} = 10 \text{ V, } R_L = 0.20 \ \Omega$ $I_D \cong 50 \text{ A, } V_{GEN} = 10 \text{ V, } R_G = 2.5 \ \Omega$ $I_F = 50 \text{ A, } di/dt = 100 \text{ A/}\mu\text{s}$	11	11	ns
Rise Time <sup>c</sup>	t <sub>r</sub>		10	10	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>		9	24	
Fall Time <sup>c</sup>	t <sub>f</sub>		9	9	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		31	35	

### Notes


- Guaranteed by design, not subject to production testing.
- Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. Independent of operating temperature.


www.vishay.com Document Number: 70104 08-Jun-04





# SPICE Device Model SUD50N02-06P Vishay Siliconix


### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 70104 www.vishay.com 08-Jun-04 3