INTEGRATED CIRCUITS



Product specification

1997 Sept 03

IC17 Data Handbook





SA1638

DESCRIPTION

The SA1638 is a combined Rx and Tx IF I/Q circuit. The receive path contains an IF amplifier, a pair of quadrature down-mixers, and a pair of baseband filters and amplifiers. A second pair of mixers in the transmit path transposes a quadrature baseband input up to the IF frequency. An external VCO signal is divided down internally and buffered to provide quadrature local oscillator signals for the mixers. A further divider chain, reference divider and phase detector are provided to avoid the need for an external IF synthesizer. Rx or Tx path or the entire circuit may be powered down by logic inputs. On-board voltage regulators are provided to allow direct connection to a battery supply.

FEATURES

Direct supply: 3.3V to 7.5V

PIN CONFIGURATION

- Two DC regulators giving 3.0V output
- Low current consumption: 18mA for Rx or 22mA for Tx
- Input/output IF frequency from 70-400 MHz
- Internal IF PLL for synthesizing the local oscillator signal

- High performance on-board integrated receive filters with bandwidth tunable between 50-850 kHz
- Switchable alternative bandwidth setting available to allow channel bandwidth flexibility in operation
- Designed for a widely used I and Q baseband GSM interface
- Control registers power up in a default state
- Optional DC offset trim capability to <200mV
- Only a standard reference input frequency required, choice of 13, 26, 39 or 52MHz
- Fully compatible with SA1620 GSM RF front-end (see Figure 9)

APPLICATIONS

- IF circuitry for GSM 900MHz hand-held units
- IF circuitry for PCN (DCS1800) hand-held units
- Quadrature up and down mixer stage

LQFP Package **GNDREG1** CND2 Txifout VccTxRx XNI JIXX 44 **RxIF IN** EUND 40 39 38 37 GND1 48 46 45 47 36 V_{EE}CP VREG1 1 35 I_{REF} VREGF2 2 34 LO INX VREG2 3 33 LO IN GNDREG2 4 ADJ IN 32 PON 5 31 CLK IN VBATT 6 48–pin LQFP 30 CLK INX AOUT 7 29 LOCK BOUT 8 28 STROBE DCRES 9 27 CLOCK RESD 10 26 DATA RESA 11 25 VEEDIG RESB 12 22 23 24 13 14 15 20 21 16 18 19 QT_X IN IT× INX IT× IN PDTx /ccDIG PONRx IRXOUT **R**×OUTX QT_X INX VREF QRXOUT **2R×OUTX** SR00524

Figure 1. SA1638 Pin Configuration

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
48-Pin Thin Quad Flat Pack (LQFP)	-40 to +85°C	SA1638BE	SOT313-2

SA1638

BLOCK DIAGRAM



Figure 2. SA1638 Block Diagram

SA1638

PIN DESCRIPTIONS

Pin No.	Pin Name	Description
1	VREG1	Output voltage of regulator 1
2	VREGF2	Feedback of regulator 2
3	VREG2	Output voltage of regulator 2
4	GNDREG2	Ground of regulator 2
5	PON	Power-on input for voltage regulators 1 and 2 (active high)
6	V _{BATT}	Input voltage for regulators 1 and 2
7	AOUT	Programmable logic output (see Figure 9)
8	BOUT	Programmable logic output (see Figure 9)
9	DCRES	Reference current setting resistor for DC offset circuit
10	RESD	Additional external current defining resistor for filters
11	RESA	Principal external current defining resistor for filters
12	RESB	Principal external current defining resistor for filters
13	PONRx	Power-on input for Rx (active high)
14	V _{REF}	Reference voltage
15	QRxOUT	Differential receive baseband output
16	QRxOUTX	Differential receive baseband output
17	IRxOUT	Differential receive baseband output
18	IRxOUTX	Differential receive baseband output
19	QTx IN	Differential transmit baseband input
20	QTx INX	Differential transmit baseband input
21	ITx IN	Differential transmit baseband input
22	ITx INX	Differential transmit baseband input
23	PDTx	Power-on for transmitter (active low)
24	V _{CC} DIG	Digital circuit supply
25	V _{EE} DIG	Digital ground
26	DATA	Serial bus data input
27	CLOCK	Serial bus clock input
28	STROBE	Serial bus strobe input
29	LOCK	Test control/synthesizer lock indicator
30	CLK INX	Differential reference divider input
31	CLK IN	Differential reference divider input
32	ADJ IN	Used for test only. Do not connect
33	LO IN	Differential LO input
34	LO INX	Differential LO input
35	I _{REF}	Reference current setting for charge pump
36	V _{EE} CP	Charge pump ground
37	CP	Charge pump output
38	V _{CC} CP	Charge pump circuit supply
39	POnPLL	Power-on input for synthesizer circuits (active high)
40	GND3	Ground (internal connection to GND1 and GND2)
41	TxIFOUTX	Differential transmit IFoutput (open collector)
42	TxIFOUT	Differential transmit IFoutput (open collector)
43	GND2	Ground (internal connection to GND1 and GND3)
44	RxIF INX	Differential receive IF input
45	RxIF IN	Differential receive IF input
46	GND1	Ground (internal connection to GND2 and GND3)
40	V _{CC} TxRx	Transmit and receive circuits supply voltage (also feedback of Regulator 1)
48	GNDREG1	Ground of regulator 1

SA1638

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC} XXX	Supply voltages: V _{CC} TxRx, V _{CC} DIG, V _{CC} CP	-0.3 to +6.0	V
VBATT	Battery voltage	-0.3 to +8.0	V
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CCXXX} +0.3)	V
ΔVG	Any GND pin to any other GND pin	0	V
PD	Power dissipation, $T_A = 25^{\circ}C$ (still air)	300	mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C

NOTE:

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA} . 48-pin LQFP: $\theta_{JA} = 67^{\circ}$ C/W.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC} XXX	Supply voltages: V _{CC} TxRx, V _{CC} DIG	2.7 to 5.5	V
V _{CC} CP	Charge pump supply voltage	2.9 to 5.5	V
VBATT	Battery voltage	3.3 to 7.5	V
T _A	Operating ambient temperature range	-40 to +85	°C

Voltage Regulators

 $T_{A} = 25^{\circ}C, P_{ON} = 3V, P_{ON}RX = 0V, PDTX = 3V, P_{ON}PLL = 0V, V_{BATT} = 3.3V, I_{OUT}1 = I_{OUT}2 = 15mA, V_{REG}1 \text{ connected to } V_{CC}TxRx, V_{REG}2 \text{ connected to } V_{CC}DIG = V_{CC}CP = 3V; unless otherwise stated.$

SYMBOL	PARAMETER	TEST CONDITIONS			UNITS			
STMBOL		TEST CONDITIONS	Min	–3 σ	Тур	+3 σ	Max	UNITS
V _{REG} 1, V _{REG} 2	Nominal V _{OUT}		2.85	2.93	3.00	3.07	3.15	V
V _{BATT}			3.3				7.5	V
I _{OUT} 1, I _{OUT} 2	Maximum output current for each regulator ¹						30	mA
I _{BATT}	Supply current for both regulators	I _{LOAD} = 0mA		4.3	5	5.7	7	mA
I _{BATT PD}	Power-down supply current	$P_{ON} = 0V, I_{LOAD} = 0mA$		7.7	9	10.3	15	μΑ
C _{REG} 1 ²	V _{REG} 1 cap load		0.1				1000	μF
C _{REG} 2 ²	V _{REG} 2 cap load		0.1				500	μF
LINEREG	Line regulation	DC, V _{BATT} = 3.3V to 7.5V	-0.4	-0.2	0.001	0.2	0.4	%
LOADREG	Load regulation	$I_{LOAD} = 15 \text{mA} \text{ to } 30 \text{mA}$	-5	-0.37	-0.17	0.03	5	%
BW	Bandwidth		100					kHz
F _{PON}	Feedthrough attenuation from P _{ON} to each regulator				≤ -40			dB
F _{REG}	Feedthrough attenuation from V_{BATT} to each regulator	$\label{eq:flow} \begin{array}{l} f \leq 100 \text{kHz} \\ f = 10 \text{MHz} \\ f = 100 \text{MHz} \\ f = 400 \text{MHz} \end{array}$			≤ -61 ≤ -32 ≤ -37 ≤ -48			dB
t _{ON}	Turn ON time				10			μs

NOTES:

2. Recommended load capacitors: In every case $C_{REG}1 = C_{REG}2 = 100$ nF to ground with series resistance $\le 0.1\Omega$. Additional capacitor optional $\le 1000\mu$ F with series resistance $\le 5\Omega$. The low series resistance is very important to ensure regulator stability.

^{1.} At $T_i \ge 150^{\circ}C$ a thermal switch reduces the output current to avoid damage.

^{3.} Standard deviations are based on the characterization results of 90 ICs.

SA1638

DC ELECTRICAL CHARACTERISTICS

 $V_{CC}TxRx = V_{CC}DIG = V_{CC}CP = PONRx = PONPLL = +3V; V_{EE}DIG = V_{EE}CP = GND1 = GND2 = GND3 = PDTx = 0V; T_A = 25^{\circ}C, unless otherwise stated.$

SYMBOL	PARAMETER	TEST CONDITIONS		UNITS				
STMBOL		TEST CONDITIONS	MIN	–3 σ	TYP	+3 σ	MAX	UNITS
	Supply current							
	Rx and IF synthesizer active	PONRx = PONPLL = PDTx = Hi		14.4	16	17.6	20	
ICC	Tx and IF synthesizer active	PONRx = PDTx = Low; PONPLL = Hi		17.4	19.5	21.6	24	mA
	Power-down mode	PONRx = PONPLL = Low; PDTx = Hi			0.068			
V_{REF}	Reference voltage	Generated internally		1.39	1.57	1.75		V
IV _{REF}	V _{REF} I _{SINK} Isource				5 5			μΑ
I _{OUT}	DC output current	At pins TxIFOUT and TxIFOUTX	1.5	1.86	2.0	2.14	2.7	mA
Digital inp	outs (P _{ON})	•						
V _{IH}	High level input voltage range		2.0				V _{BATT}	V
VIL	Low level input voltage range		0				0.8	V
Digital inp	outs (PDTx, P _{ON} Rx, P _{ON} PLL, P _{ON})							
V _{IH}	High level input voltage range		2.0				V _{CC} TxRx	V
VIL	Low level input voltage range		0				0.8	V
Digital inp	outs (Clock, Data, Strobe)							
V _{IH}	High level input voltage range		2.0				V _{CC} Dig	V
V _{IL}	Low level input voltage range		0				0.8	V
Digital out	tputs (LOCK, AOUT, BOUT)							
V _{OH}	Output voltage HIGH	I _O = -2mA	V _{CC} DIG-0.4					V
V _{OL}	Output voltage LOW	$I_0 = 2mA$					0.4	V

AC ELECTRICAL CHARACTERISTICS

 $V_{CC}TxRx = V_{CC}DIG = V_{CC}CP = PONRx = PONPLL = +3V; V_{EE}DIG = V_{EE}CP = GND1 = GND2 = GND3 = PDTx = 0V; LO_{IN} = 100mV_{PEAK}, 800MHz; CLK_{IN} = 100mV_{PEAK}, 52MHz; serial registers programmed with default values; T_A = 25°C unless otherwise stated. Test Circuit Figure 8.$

CVMDOL	DADAMETED	TEST CONDITIONS						
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	-3 σ	TYP	+3 σ	MAX	UNITS
IF Transm	it Modulator						-	
BW	Input modulation bandwidth	200Ω source impedance		0.82	0.94	1.06		MHz
V _{COM}	Common mode range for baseband inputs	DC at pins ITxIN, ITxINx, QTxIN, QTxINx	1		1.5		2	V
V _{IN}	Peak input signal amplitude	Centered on V _{COM}			0.75			V
	Third harmonic distortion ¹	ITxIn = ITxInX = QTxIn = QTxInX = 0.75V _{PEAK;} fin = 20kHz		-61	-57	-53	-40	dB
R _{INTx}	Input resistance	Between pins: ITxIn and ITxInX or QTxIn and QTxInX	112					kΩ
C _{INTx}	Input capacitance	At ITxln, ITxlnX, QTxln, QTxlnX					10	pF
	Output saturation limit						V _{CC} TxRx-0.3	V
I _{OUT}	RMS output current	ITxln = ITxlnX = QTxln = QTxlnX = 0.75V _{PEAK}	0.6	0.73	0.82	0.91	1.08	mA
S _{LO}	LO suppression ¹	ITxln = ITxlnX = QTxln = QTxlnX = 0.75V _{PEAK} ; fin = 20k	+30		+43			dB
SSB	Sideband suppression ¹	ITxln = ITxlnX = QTxln = QTxlnX = 0.75V _{PEAK} ; fin = 20k	+35		+50			dB

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS		-	LIMITS	-	-	UNITS
STMBOL	FARAMETER		MIN	-3 σ	TYP	+3 σ	MAX	
IF Transmi	it Modulator (continued)							
	Noise density at 600kHz	TxIn = TxInX = QTxIn =		-130	-129	-128		dBc/Hz
	Noise density at 10MHz	$ QTxInX = 0.75V_{PEAK}$		-133	-131	-129		ubc/112
t _{ON}	Turn ON time	PdTx = LO, transmit signal to 90%			5			μs
t _{OFF}	Turn OFF time	PdTx = HI, transmit signal to 10%			5			μs
IF Receive	er (R = 36k Ω between pins RESA ar			_			_	_
RInRx	Differential input impedance	$f_{IN} = 400MHz$			5 0.6			kΩ pF
ROutRx	Output impedance				1			kΩ
	Output common mode voltage				V _{REF}			V
f3dB	Low pass filter -3dB bandwidth		70		83		90	kHz
	Low pass filter attenuation: 200kHz 400kHz 600kHz 6.5MHz 13.0MHz		6.5 30	8.9 38.1	10.7 45 70 >80 >80	12.5 51.9		dB
VG	Voltage gain	Differential output PD into GSM baseband relative to 1200Ω source EMF	43	49.4	51	52.7	58	dB
NF	Noise figure ⁸	1200Ω source and external matching resistor and inductor		5.7	7.0	8.3		dB
	Channel matching: Gain Phase	f _{IN} = 400.005MHz	-1.5		-0.26 0.0		1.5	dB degree:
	Output DC offset ²	Differential, DCRES=562k Ω	-60		-25		60	mV
I _{OUT}	Output drive current at each pin	Source (Sink)			10 (700)			μΑ
V _{OUT}	Minimum differential output swing				2.0			V
P _{-1dB}	Input 1dB compression point: In band 200kHz 400kHz 600kHz	1200Ω source EMF	-59 -54	-55.3 -49.3	-53 -47 -47 -47	-50.7 -44.8	-47 -40	dBV
t _{ON}	Turn ON time ³	POnRx = HI, to baseband signal out			2			μs
t _{OFF}	Turn OFF time	POnRx = LO, to no baseband signal out			2			μs
IF Synthes	sizer							
f _{LO}	Local oscillator input frequency range ⁹		140				800	MHz
Z _{LOIN}	Differential input impedance	Between pins LO_{IN} and $LO_{IN}X$, $f_{IN} = 800MHz$			276 0.6			Ω pF
V_{LOIN}	LO peak input voltage range	Single-ended Referred to 50Ω	50				100	mV
	Programmable divider: Division range Step size		64		1		511	
f _{CLKIN}	Reference clock input frequency	$V_{CLKIN} = 100 mV_{PEAK}$					52	MHz
Z _{CLKIN}	Differential input impedance	Between pins ClkIn and ClkInX			10 1.0			kΩ pF
V _{CLKIN}	CLK _{IN} peak input voltage range	Single-ended, referred to 50Ω	50				400	mV
I _{REF}	Charge pump input reference current				31.2			μA
I _{CP}	Charge pump output current: c0c2 = 000 c0c2 = 111 Step size	I _{REF} =31.2μA, V _{CP} = V _{CC} CP/2	0.425 0.85 0.045	0.487 0.979 0.062	0.5 1.0 0.071	0.513 1.021 0.08	0.575 1.15 0.105	mA

SA1638

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					LINUTO
STWBUL	PARAMETER	TEST CONDITIONS	MIN	–3 σ	TYP	+3 σ	MAX	UNITS
IF Synthes	sizer (cont.)							
$rac{\Delta I_{CP}}{I_{CP}}$	Relative output current variation ⁴	I _{REF} =31.2μA		0.1	1.3	2.5	±10	%
ΔI_{CP_M}	Output current matching ⁵	I _{REF} =31.2μA, V _{CP} = V _{CC} CP/2					±12	%
I _{CP_L}	Output leakage current	$V_{CP} = 0.3V$ to $V_{CC}CP-0.3V$		-0.02	0.1	0.22	±15	nA
t _{ON}	Turn ON time	POnPLL = HI, to full charge pump current			15			μs
^t OFF	Turn OFF time ⁶	POnPLL = LO, to I _{CC} CP, I _{CC} DIG <5% of operational supply current			15			μs
Serial Inte	rface ⁷	-						
f _{CLOCK}	Clock frequency						10	MHz
t _{SU}	Set-up time: DATA to CLOCK, CLOCK to STROBE		30					ns
t _H	Hold time: CLOCK to DATA		30					ns
t	Pulse width: CLOCK		30					ns
t _W	Pulse width: STROBE		30					115

NOTES:

1. Parameter measured relative to modulation sideband amplitude.

2. After programming the DC offset register for minimum offset. DCRES = $562k\Omega$.

3. The turn on time relates only to the power up time of the circuit. The settling time of the integrated baseband filters has to be added (for GSM-mode = 8μ s with filter bandwidth setting resistor = $36k\Omega$).

4. The relative output current variation is defined thus: $\frac{\Delta I_{OUT}}{I_{OUT}} = 2 \cdot \frac{(I_2 - I_1)}{|(I_2 + I_1)|}; \text{ with } V_1 = 0.3V, V_2 = V_{CC}CP - 0.3V \text{ (see Figure 3)}.$

The output current matching is measured when both (positive current and negative current) sections of the output charge pumps are on.
As soon as P_{ON}PLL is set to LO, the phase detector is reset and no charge pumps pulses are generated.

As soon as PONPLL is set to LO, the phase of
Guaranteed by design.

8. NF = $\left[20 \log \left(\frac{E_{no}}{\sqrt{4kTR}} \right) \right] - VG$ where, E_{no} is the output noise voltage measured in a 1Hz bandwidth, R = 1200 Ω , VG = gain in dB.

9. Minimium frequency is guaranteed by design.



Figure 3. Relative Output Current Variation

FUNCTIONAL DESCRIPTION Serial Programming Input

The serial input is a 3-wire input (CLOCK, STROBE, DATA) to program the counter ratios, charge pump current, status- and DC-offset register, mode select and test register. The programming data is structured into two 21-bit words; each word includes 4 chip address bits and 1 subaddress bit. Figure 2 shows the timing diagram of the serial input. When the STROBE = L, the clock driver is enabled and on the positive edges of the CLOCK the signal on DATA input is clocked into a shift register. When the STROBE = H, the clock is disabled and the data in the shift register remains stable. Depending on the value of the subaddress bit the data is latched into different working registers. Table 3 shows the contents of each word.

Default States

Upon power up (V_{CC}DIG is applied) a reset signal is generated, which sets all registers to a default state. The logic level at the STROBE pin should be low during power up to guarantee a proper reset. These default states are shown in Table 3.

Reference Divider

The reference divider can be programmed to four different division ratios (:13, :26, :39, :52), see registers r0, r1; default setting: divide by 13.

Main Divider

The external VCO signal, applied to the LO_{IN} and $LO_{IN}X$ inputs, is divided by two and then fed to the main divider (:N). The main divider is a programmable 9 bit divider, the minimum division ratio is

SA1638

divide by 64. The division ratio is binary coded and set in the registers n0 to n8. The default setting is a divide by 400.

At the completion of a main divider cycle, a main divider output is generated which will drive the phase detector.

Phase Detector

The phase detector is a D-type flip-flop phase and frequency detector shown in Figure 5. The flip-flops are set by the negative edges of the output signals of the dividers. The rising edge of the signal L will reset the flip-flops after both flip-flops have been set. Around zero phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or deadband around zero phase error. The flip-flops drive on-chip charge pumps. A source current from the charge pump acts to increase the VCO frequency; a sink current acts to decrease the VCO frequency.

Current Setting

The charge pump current is defined by the current set between the pin I_{REF} and V_{EE}CP. The current value to be set there is 31.2 μ A. This current can be set by an external resistor to be connected between the pin I_{REF} and V_{EE}CP. The typical value R_{EXT} (current setting resistor) can be calculated with the formula

$$R_{EXT} = \frac{V_{CC}CP - 1.4V}{31.2\mu A}$$

The current can be set to zero by connecting the pin IREF to VCCCP.

Charge Pumps

The charge pumps at pin CP are driven by the phase dectector and the current value is determined by the binary value of the charge pumps register CN = c2, c1, c0, default 1mA. The active charge pump current is typically:

$$|I_{CP}| = (c0 + 2c1 + 4c2) \cdot 71\mu A + 500\mu A$$

Lock Detect

The output LOCK is H when the phase detector indicates a lock condition. This condition is defined as a phase difference of less than ± 1 cycle on the reference input CLK_{IN}, CLK_{IN}X.

Test Modes (Synthesizer, Transmit Mixer)

The LOCK output is selectable as a test output. Bits x0, x1 control the selection, the default setting is normal lock output as described in the Lock detect section. The selection of a Bit x0, x1 combination has a twofold effect: First it routes a divider output signal to the LOCK pin, second it disables mixer stages in the transmit path. Setting x0,1 = 11 disables both transmit path mixers. This mode can be used to prevent the transmitter from producing an IF output signal even if the transmit part is powered on (PDTx = 0V). This can be used to simplify the control timing while commanding the transmit and receive simultaneously without the transmit part causing interference.

Table 1. Test Modes

x0	x1 Synthesizer Signal		Transm	it Mixer
	^	at LOCK Pin	Q-mixer	I-mixer
0	0	normal lock detect	on	on
1	0	CLK _{IN} divided by reference divider ratio	off	on
0	1	LO _{IN} ÷ 2 * (main divider ratio)	on	off
1	1	main divider output, that goes to the phase detector	off	off

Status Register

The s0 and s1 status bits determine the values of the logic output pins A_{OUT} and B_{OUT} . These outputs can be connected to the AGC control inputs A and B of the SA1620. (See Figure 9)

DC Offset Register

Registers i0 to i3 and q0 to q3 control a correction to the output DC offset of the I and Q channels of the receiver. The polarity of the DC offset correction in the I and Q channels are determined by i0 and q0, respectively. The other bits set the magnitude of the offset correction. The step size of the two offset correction DACs is fixed by an external resistor between the DCRES pin and ground. A value of 120k Ω will give a step size of 200mV.

Mode Select Register

- t0: switches the RX IF gain.
 - t0 = 0 no attenuation t0 = 1 10dB attenuation

The attenuation switch is included between the IF amplifier and the I and Q mixers, thereby influencing the noise figure negligibly. The purpose of this switch is to provide another AGC step which does not influence the receiver noise figure. Please note that this gain change will influence the DC offset of the I and Q mixers. **t1 = 0** test mode only, always to be set to 0.

t2, t3 sets the mode of the level locked loop (LLL)

The LLL is a circuit which processes the LO input signal in order to provide an LO signal with a perfect 50% duty cycle, which determines the precision of the 90° shift of the I and Q mixing signals generated by the \div 2 divider. For an external tuning of the 90° phase shift of the I and Q mixing signals, a trimming resistor may be connected (but is not required) between the ADJ_{IN} pin and ground, and the LLL has to be put in one of the following modes:

Table 2. Mode Select Register

t2	t3	LLL Status
0	0	LLL on (no external tune, monitor performance, default)
0	1	LLL on (with medium external tune)
1	0	LLL off (tune externally)
1	1	LLL on (with fine external tune)

t4 selects the bandwidth of the RC low pass filters at the I, Q Rx mixer outputs

- t4 = 0 cutt-off frequency (-3dB) 110kHz
- t4 = 1 cutt-off frequency (-3dB) 792kHz
- t5 selects the bandwidth of the integrated 5th-order gyrator filters. The filters are tuneable over a range of 50kHz to 1MHz with external resistors. The -3dB bandwidth is inversely proportional to the value of the external resistor.
- With

t5, two external resistor values are selectable.

- t5 = 0 the resistance between the pins RESA and RESB determines the cutoff frequency. For GSM a nominal bandwidth of 80kHz is chosen when the external resistor is 36k Ω .
- t5 = 1 a second resistor between the pins RESB and RESD is connected in parallel to the first external resistor, thus increasing the filter bandwidth. The relative amplification is decreased in this mode.

The overall filter response in the receive section is the sum of the filter responses of the passive RC low-pass filter and the active gyrator filter.

Power Down Modes

There are 4 power-on pins in the SA1638: $\mathsf{P}_{ON}, \, \mathsf{P}_{ON}\mathsf{Rx}, \, \mathsf{PDTx}, \, \mathsf{P}_{ON}\mathsf{PLL}.$

 P_{ON} = H powers up both voltage regulators $\mathsf{V}_{REG}1$ and $\mathsf{V}_{REG}2.$ P_{ON} should be set to L, if these internal voltage regulators are not to be used.

 $P_{ON}Rx = H$ powers up the receiver part.

PDTx = L powers up the transmitter part.

 $\label{eq:PONPLL} \begin{array}{l} \mathsf{P}_{ON}\mathsf{PLL} = \mathsf{H} \text{ powers up the synthesizer part. As it also powers up the first divide by 2 stage for generating the 0/90 degree phase shifted signals for the transmit and receive mixers, it also has to be set H if either the transmit part or the receive part is used. P_{ON}\mathsf{PLL} = \mathsf{L} \text{ powers down the dividers, resets the phase detector and disconnects the current setting pin I_{REF}. In P_{ON}\mathsf{PLL} = \mathsf{L} \text{ mode, the values in the serial input registers are still kept and the part still can be reprogrammed as long as V_{CC}\mathsf{DIG}$ is present.

First	data w	ord: (s	hown	with d	efault v	/alues)														
Ac	Address SA1638 Sub Adr				N-Divider								Ref ÷ Reg		Charge-Pump			Reg Test		
MSB					-														-	LSB
a0	a1	a2	a3	sa	n0	n1	n2	n3	n4	n5	n6	n7	n8	r0	r1	c0	c1	c2	x0	x1
1	1	1	0	0	1	1	0	0	1	0	0	0	0	0	0	1	1	1	0	0
			Ado	dress:	4 bits	a0a	3, fixed	to 111	0											
		S	Sub:Ado	dress:	1 bit, sa, fixed to 0 for first data word															
			N-Di	vider:	9 bits, n0n8, values 64 (00100 0000) to 511 (11111111) allowed for IF-choice, default 400															
R	eferen	ce Divid	der Re	gister:	2 bits, r0r1, 00 = ÷13, 01 = ÷26, 10 = ÷39, 11 = ÷52. Default: 00															
	Cha	rge-Pu	mp Re	gister:	3 bits, c0c2, Binary current setting factor for charge pumps, values 000 = minimum current to 111 = maximum current, default maximum charge pump current															
		Т	est Reg	gister:	2 bits, x0x1, default 00, see Functional Description															
Seco	nd data	a word	: (sho	wn witl	n defau	ılt valu	es)													
Ac	ddress	SA16	38	Sub Adr	Sta Re	tus eg														
MSB																		LSB		
a0	a1	a2	a3	sa	s0	s1	q0	q1	q2	q3	i0	i1	i2	i3	t0	t1	t2	t3	t4	t5
1	1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			Ado	dress:	4 bits, a0a3, fixed to 1110															
		S	Sub:Ado	dress:	1 bit, sa, fixed to 1 for second data word															
	Status Register:					2 bits, s0 sets pin A _{OUT} , s1 sets pin B _{OUT} , see Functional Description														
DC Offset Register:					i0 and	4 bits per channel, i0i3 and q0q3, no correction as default i0 and q0 switches offset polarity, 0 to lower voltage, 1 to higher voltage ili3 and q1q3, 000 no correction to 111 max. correction enabled														
	Мо	de Sel	ect Re	gister:	6 bits	, t0.	t5,	00000)0 = no	rmal G	SM-Op	eration	n as def	ault, se	ee Fun	ctional	Descri	otion		

SA1638



Figure 4. Serial Input Timing Sequence



Figure 5. Phase Detector Structure with Timing

SA1638

	ELINCTIONS	
PIN	FUNCTIONS	

PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
47	V _{CC} TxRx	3.0	BG 2.5 6	10	RES _D	0.05	
48	GND _{REG} 1	0.0	35k 1 25k 47 48	11	RES _A	0.00	
1	V _{REG} 1	3.0	40 43 46				
2	V _{REG} F2	3.0	BG 5				- • •
3	V _{REG} 2	3.0	2.5 6				
4	GND _{REG} 2	0.0	35k	12	RES _B	0.05	
5	P _{ON}	3.3	25k				
6	V _{BATT}	3.3	40 43 46				
7	A _{OUT}	3.0		13	P _{ON} Rx	3.0	
8	B _{OUT}	3.0		14	V _{REF}	1.5	
			$\mp \bigcirc \bigcirc$	15	QRX _{OUT}	1.5	\bigcirc \bigcirc
				16	QRX _{OUT} X	1.5	
9	DC _{RES}	1.6		17	IRX _{OUT}	1.5	
			<u>–</u>	18	IRX _{OUT} X	1.5	

Figure 6. Pin Functions

SA1638

PIN FUNCTIONS (continued)

		Since Hows (continued)									
PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT				
19	QTX _{IN}	1.5									
20	QTX _{IN} X	1.5	19, 20, 21, 22	25		1.6					
21	ITX _{IN}	1.5		35	I _{REF}	1.6	35				
22	ITX _{IN} x	1.5					<u> </u>				
				36	V _{EE} CP	0.0					
23	PdTx	0.0		37	СР						
24	V _{CC} DIG	3.0		38	V _{CC} CP	3.0					
25	V _{EE} DIG	3.0									
26	DATA			39	P _{ON} PLL	3.0					
27	CLOCK										
28	STROBE			40	GND3	0.0					
29	LOCK			41	TXIF _{OUT} X	OPEN COLLECTOR					
				42	TXIF _{OUT} X	OPEN COLLECTOR					
30	CLK _{IN}	2.0					<u>_</u>				
				43	GND2	0.0					
31	CLK _{IN} X	2.0		44	RxIF _{IN} X	1.5					
32	ADJ _{IN}	2.0		45	RxIF _{IN}	1.5					
33	LO _{IN}	2.0		46	GND1	0.0					
				47	V _{CC} TxRx	3.0					
34	LO _{IN} X	2.0		48	GND _{REG} 1	0.0					
	Figure 7. Pin Functions (cont.)										

Figure 7. Pin Functions (cont.)

Overview of Dual GSM/PCN Architecture

The SA1620 RF front-end and SA1638 IF transceivers form a dual conversion architecture which uses a common IF and standard I/Q baseband interface for both transmit and receive paths. The time division multiplex nature of the GSM system permits integration of the transmit and receive functions together on the one RF and one IF chips. This simplifies the distribution of local oscillator signals, maximizes circuitry commonality, and reduces power consumption.

The SA1620 and SA1638 allow considerable flexibility to optimize the transceiver design for particular price/size/performance requirements, through choice of appropriate RF and IF filters. The IF may be chosen freely in the range 70–400 MHz. The same IF can be used in the transmit and receive directions. Alternately, different IFs can be used if the SA1638 synthesizer frequency is switched between transmit and receive timeslots. The comparison frequency of the SA1638 PLL is high in order to provide fast switching time.

With suitable choice of the IF, an identical SA1638 IF receiver design can be used for both 900MHz GSM and 1800MHz PCN (DCS1800) equipment.

General Benefits/Advantages

- 2.7V operation. Compatible with 3V digital technology and portable applications. (Higher voltage operation also possible, if desired.)
- Excellent dynamic range. The availability of two LNAs in the SA1620 allows flexibility in receiver dynamic design for portable and mobile GSM spec. applications with appropriate filters. If for a particular application a GaAs or discrete front-end is desired, one of the LNAs can be left unpowered. Placing the AGC gain switches at the front results in some attenuation most of the time, further increasing typical dynamic performance beyond that specified by GSM.
- High power transmit output driver, delivering +7.5dBm output. This is sufficient to drive a filter and power amplifier input, without a driver amplifier. To avoid unnecessary current consumption, the

output power can be reduced to an appropriate level by choice of an external resistor.

- DC offsets generated in the receive channel are independent of the LNA AGC setting, and correctable by software to prevent erosion of signal handling dynamic range by DC offsets.
- Minimal high-quality filter requirements. As a result of the integration in the SA1638 of high quality channel selectivity filters, only sufficient filtering is needed in the receive path to provide blocking protection for the second mixers. This reduces receiver cost and size.
- Operation at a high IF allows RF image reject filter requirements to be relaxed. For example, at a 400MHz IF, the natural gain roll-off in the SA1620 LNAs and mixer suppresses the image signal in the 1800MHz band by typically 28dB below the desired 900MHz band signal.

DC Offset Correction

DC offset correction is provided by two DACs each feeding into one of the two Rx channels. The step size of both DACs is set by the value of the external resistor between DCRES and ground. Thus any original offset less than 1.5V magnitude in either channel can be reduced to the specified level by selecting the appropriate DAC setting via the serial interface.

Integrated Receive Filters

The low-pass characteristics of the Rx channel are determined by two low-pass responses. The first of these is a passive filter at the output of the quadrature mixers and the second is the low-pass filters which follow the post-mixer amplifiers. These specifications refer only to the response of the default state, but this may be switched by the control register to an alternative setting with a nominal 3dB point of 792kHz.

The corner frequency of the low pass filters can be adjusted over a wide range by varying the value of the external resistor between RESA and RESB. The range of feasible corner frequencies extends at least between 50kHz and 500kHz.



Figure 8. SA1638 Test Circuit

SA1638



Figure 9. SA1620 / SA1638 System Block Diagram

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. Typical Performance Characteristics

SA1638

SA1638



Figure 11. Typical Performance Characteristics (continued)

SA1638



Figure 12. Typical Performance Characteristics (continued)

SA1638



Figure 13. Typical Performance Characteristics (continued)

SA1638





Figure 14. Typical Performance Characteristics (continued)

SA1638



Figure 15. Typical Performance Characteristics (continued)

SA1638





Figure 16. Typical Performance Characteristics (continued)

Product specification

SA1638



SA1638

NOTES

SA1638

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 08-98

Document order number:

9397 750 06847

Let's make things better.



