


- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 5.9 ns at 3.3 V
- Typical  $V_{OLP}$  (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) >2 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V  $V_{CC}$ )
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information


This octal buffer/line driver is operational at 1.5-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC244A is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

DB, DGV, DW, N, NS, OR PW PACKAGE  
 (TOP VIEW)



RGY PACKAGE  
 (TOP VIEW)



#### ORDERING INFORMATION

| $T_A$         | PACKAGE†    |              | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------|--------------|-----------------------|------------------|
| –40°C to 85°C | PDIP – N    | Tube of 20   | SN74LVC244AN          | SN74LVC244AN     |
|               | QFN – RGY   | Reel of 1000 | SN74LVC244ARGYR       | LC244A           |
|               | SOIC – DW   | Tube of 25   | SN74LVC244ADW         | LVC244A          |
|               |             | Reel of 2000 | SN74LVC244ADWR        |                  |
|               | SOP – NS    | Reel of 2000 | SN74LVC244ANSR        | LVC244A          |
|               | SSOP – DB   | Reel of 2000 | SN74LVC244ADBR        | LC244A           |
|               | TSSOP – PW  | Tube of 70   | SN74LVC244APW         | LC244A           |
|               |             | Reel of 2000 | SN74LVC244APWR        |                  |
|               |             | Reel of 250  | SN74LVC244APWT        |                  |
|               | TVSOP – DGV | Reel of 2000 | SN74LVC244ADGVR       | LC244A           |
|               | VFBGA – GQN | Reel of 1000 | SN74LVC244AGQNR       | LC244A           |
|               |             |              | SN74LVC244AZQNR       |                  |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN74LVC244A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS414U – NOVEMBER 1992 – REVISED AUGUST 2003


## description/ordering information (continued)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQN OR ZQN PACKAGE  
(TOP VIEW)




terminal assignments

|   | 1   | 2               | 3        | 4               |
|---|-----|-----------------|----------|-----------------|
| A | 1A1 | $\overline{OE}$ | $V_{CC}$ | $\overline{OE}$ |
| B | 1A2 | 2A4             | 2Y4      | 1Y1             |
| C | 1A3 | 2Y3             | 2A3      | 1Y2             |
| D | 1A4 | 2A2             | 2Y2      | 1Y3             |
| E | GND | 2Y1             | 2A1      | 1Y4             |

FUNCTION TABLE  
(each buffer)

| INPUTS          |   | OUTPUT<br>Y |
|-----------------|---|-------------|
| $\overline{OE}$ | A |             |
| L               | H | H           |
| L               | L | L           |
| H               | X | Z           |

## logic diagram (positive logic)



Pin numbers shown are for the DB, DGV, DW, N, NS, PW, and RGY packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**NOTES:**

1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of  $V_{CC}$  is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
4. The package thermal impedance is calculated in accordance with JESD 51-5.



**SN74LVC244A**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS414U – NOVEMBER 1992 – REVISED AUGUST 2003

**recommended operating conditions (see Note 5)**

|                 |                                |                                    | MIN                    | MAX             | UNIT |
|-----------------|--------------------------------|------------------------------------|------------------------|-----------------|------|
| V <sub>CC</sub> | Supply voltage                 | Operating                          | 1.65                   | 3.6             | V    |
|                 |                                | Data retention only                | 1.5                    |                 |      |
| V <sub>IH</sub> | High-level input voltage       | V <sub>CC</sub> = 1.65 V to 1.95 V | 0.65 × V <sub>CC</sub> |                 | V    |
|                 |                                | V <sub>CC</sub> = 2.3 V to 2.7 V   | 1.7                    |                 |      |
|                 |                                | V <sub>CC</sub> = 2.7 V to 3.6 V   | 2                      |                 |      |
| V <sub>IL</sub> | Low-level input voltage        | V <sub>CC</sub> = 1.65 V to 1.95 V | 0.35 × V <sub>CC</sub> |                 | V    |
|                 |                                | V <sub>CC</sub> = 2.3 V to 2.7 V   | 0.7                    |                 |      |
|                 |                                | V <sub>CC</sub> = 2.7 V to 3.6 V   | 0.8                    |                 |      |
| V <sub>I</sub>  | Input voltage                  |                                    | 0                      | 5.5             | V    |
| V <sub>O</sub>  | Output voltage                 | High or low state                  | 0                      | V <sub>CC</sub> | V    |
|                 |                                | 3-state                            | 0                      | 5.5             |      |
| I <sub>OH</sub> | High-level output current      | V <sub>CC</sub> = 1.65 V           | –4                     |                 | mA   |
|                 |                                | V <sub>CC</sub> = 2.3 V            | –8                     |                 |      |
|                 |                                | V <sub>CC</sub> = 2.7 V            | –12                    |                 |      |
|                 |                                | V <sub>CC</sub> = 3 V              | –24                    |                 |      |
| I <sub>OL</sub> | Low-level output current       | V <sub>CC</sub> = 1.65 V           | 4                      |                 | mA   |
|                 |                                | V <sub>CC</sub> = 2.3 V            | 8                      |                 |      |
|                 |                                | V <sub>CC</sub> = 2.7 V            | 12                     |                 |      |
|                 |                                | V <sub>CC</sub> = 3 V              | 24                     |                 |      |
| T <sub>A</sub>  | Operating free-air temperature |                                    | –40                    | 85              | °C   |

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74LVC244A**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS414U – NOVEMBER 1992 – REVISED AUGUST 2003

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER        | TEST CONDITIONS  | V <sub>CC</sub>    | MIN TYP† MAX         | UNIT |
|------------------|--|--------------------|----------------------|------|
| V <sub>OH</sub>  | I <sub>OH</sub> = -100 µA  | 1.65 V to 3.6 V    | V <sub>CC</sub> -0.2 | V    |
|                  | I <sub>OH</sub> = -4 mA  | 1.65 V             | 1.2                  |      |
|                  | I <sub>OH</sub> = -8 mA  | 2.3 V              | 1.7                  |      |
|                  | I <sub>OH</sub> = -12 mA   | 2.7 V              | 2.2                  |      |
|                  | I <sub>OH</sub> = -24 mA   | 3 V                | 2.4                  |      |
| V <sub>OL</sub>  | I <sub>OL</sub> = 100 µA   | 1.65 V to 3.6 V    | 0.2                  | V    |
|                  | I <sub>OL</sub> = 4 mA   | 1.65 V             | 0.45                 |      |
|                  | I <sub>OL</sub> = 8 mA   | 2.3 V              | 0.7                  |      |
|                  | I <sub>OL</sub> = 12 mA  | 2.7 V              | 0.4                  |      |
|                  | I <sub>OL</sub> = 24 mA  | 3 V                | 0.55                 |      |
| I <sub>I</sub>   | V <sub>I</sub> = 0 to 5.5 V  | 3.6 V              | ±5                   | µA   |
| I <sub>off</sub> | V <sub>I</sub> or V <sub>O</sub> = 5.5 V                                     | 0                  | ±10                  | µA   |
| I <sub>OZ</sub>  | V <sub>O</sub> = 0 to 5.5 V  | 3.6 V              | ±10                  | µA   |
| I <sub>CC</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | I <sub>O</sub> = 0 | 3.6 V                | µA   |
|                  | 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V‡  |                    | 3.6 V                |      |
| ΔI <sub>CC</sub> | One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND | 2.7 V to 3.6 V     | 500                  | µA   |
| C <sub>i</sub>   | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.3 V              | 4                    | pF   |
| C <sub>o</sub>   | V <sub>O</sub> = V <sub>CC</sub> or GND                                      | 3.3 V              | 5.5                  | pF   |

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This applies in the disabled state only.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 1.5 V | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     |     |
|------------------|-----------------|----------------|-------------------------|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|-----|
|                  |                 |                | MIN                     | MAX                                 | MIN | MAX                                | MIN | MAX                     | MIN | MAX                                |     |     |
| t <sub>pd</sub>  | A               | Y              | 1                       | 14.9                                | 1   | 10.9                               | 1   | 7.9                     | 1   | 6.9                                | 1.5 | 5.9 |
| t <sub>en</sub>  | OE              | Y              | 1                       | 18.3                                | 1   | 12.6                               | 1   | 9.6                     | 1   | 8.6                                | 1.5 | 7.6 |
| t <sub>dis</sub> | OE              | Y              | 1                       | 16.1                                | 1   | 12.1                               | 1   | 7.8                     | 1   | 6.8                                | 1.5 | 6.5 |

**operating characteristics, T<sub>A</sub> = 25°C**

| PARAMETER       | TEST<br>CONDITIONS                              | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | V <sub>CC</sub> = 3.3 V | UNIT |  |
|-----------------|---|-------------------------|-------------------------|-------------------------|------|--|
|                 |   | TYP                     | TYP                     | TYP                     |      |  |
| C <sub>pd</sub> | Power dissipation capacitance per buffer/driver | Outputs enabled         | 43                      | 43                      | pF   |  |
|                 |   |                         | 1                       | 1                       |      |  |
|                 |   | Outputs disabled        | 44                      | 2                       |      |  |
|                 |   |                         | 1                       |                         |      |  |




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74LVC244A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS414U – NOVEMBER 1992 – REVISED AUGUST 2003


## PARAMETER MEASUREMENT INFORMATION




| TEST              | $S1$       |
|-------------------|------------|
| $t_{PLH}/t_{PHL}$ | Open       |
| $t_{PLZ}/t_{PZL}$ | $V_{LOAD}$ |
| $t_{PHZ}/t_{PZH}$ | GND        |

LOAD CIRCUIT


| $V_{CC}$           | INPUTS   |               | $V_M$      | $V_{LOAD}$        | $C_L$ | $R_L$        | $V_\Delta$ |
|--------------------|----------|---------------|------------|-------------------|-------|--------------|------------|
|                    | $V_I$    | $t_r/t_f$     |            |                   |       |              |            |
| 1.5 V              | $V_{CC}$ | $\leq 2$ ns   | $V_{CC}/2$ | $2 \times V_{CC}$ | 15 pF | 2 k $\Omega$ | 0.1 V      |
| $1.8 V \pm 0.15 V$ | $V_{CC}$ | $\leq 2$ ns   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k $\Omega$ | 0.15 V     |
| $2.5 V \pm 0.2 V$  | $V_{CC}$ | $\leq 2$ ns   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 $\Omega$ | 0.15 V     |
| 2.7 V              | 2.7 V    | $\leq 2.5$ ns | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V      |
| $3.3 V \pm 0.3 V$  | 2.7 V    | $\leq 2.5$ ns | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V      |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING


NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50\Omega$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PZH}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## GQN (R-PBGA-N20)

## PLASTIC BALL GRID ARRAY






- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - MicroStar Junior™ configuration
  - Falls within JEDEC MO-225 variation BC.
  - This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.

## ZQN (R-PBGA-N20)

## PLASTIC BALL GRID ARRAY



4204492/A 06/2002

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - MicroStar Junior™ configuration.
  - Fall within JEDEC MO-225 variation BC.
  - This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.


# MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T\*\*)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

24 PINS SHOWN




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
  - D. Falls within JEDEC: 24/48 Pins – MO-153  
14/16/20/56 Pins – MO-194

## MECHANICAL DATA

**RGY (R-PQFP-N20)**

**PLASTIC QUAD FLATPACK**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) package configuration.

D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.


E. Package complies to JEDEC MO-241 variation BC.

4203539-4/E 05/03

## DW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN




- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
  - Falls within JEDEC MS-013

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**14-PINS SHOWN**

**PLASTIC SMALL-OUTLINE PACKAGE**




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

28 PINS SHOWN




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - Falls within JEDEC MO-153

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>  |                        | <b>Applications</b> |  |
|------------------|------------------------|---------------------|--|
| Amplifiers       | amplifier.ti.com       | Audio               | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters  | dataconverter.ti.com   | Automotive          | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP              | dsp.ti.com             | Broadband           | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface        | interface.ti.com       | Digital Control     | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic            | logic.ti.com           | Military            | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt       | power.ti.com           | Optical Networking  | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers | microcontroller.ti.com | Security            | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
|                  |                        | Telephony           | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
|                  |                        | Video & Imaging     | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                  |                        | Wireless            | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address:    Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated