


IN74AC164**8-Bit Serial-Input/Parallel-Output Shift register****High-Speed Silicon-Gate CMOS**

The IN74AC164 is identical in pinout to the LS/ALS164, HC/HCT164. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

The IN74AC164 is an 8-bit, serial-input to parallel-output shift register. Two serial data inputs, A1 and A2, are provided so that one input may be used as a data enable. Data is entered on each rising edge of the clock. The active-low asynchronous Reset overrides the Clock and Serial Data inputs.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A; 0.1 μ A @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA


**ORDERING INFORMATION**

IN74AC164N Plastic
IN74AC164D SOIC

$T_A = -40^\circ \text{ to } 85^\circ \text{ C}$ for all packages

PIN ASSIGNMENT

A1	1 •	14	V _{CC}
A2	2	13	Q _H
QA	3	12	Q _G
QB	4	11	Q _F
QC	5	10	Q _E
QD	6	9	RESET
GND	7	8	CLOCK

LOGIC DIAGRAM

PIN 14 =V_{CC}
PIN 7 = GND

FUNCTION TABLE

		Inputs		Outputs	
Reset	Clock	A1	A2	Q _A	Q _B ... Q _H
L	X	X	X	L	L ... L
H	—	X	X	no change	
H	—	H	D	D	Q _{An} ... Q _{Gn}
H	—	D	H	D	Q _{An} ... Q _{Gn}

D = data input

X = don't care

Q_{An} - Q_{Gn} = data shifted from the previous stage on a rising edge at the clock input.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T _{tsg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V	
T _J	Junction Temperature (PDIP)		140	°C	
T _A	Operating Temperature, All Package Types	-40	+85	°C	
I _{OH}	Output Current - High		-24	mA	
I _{OL}	Output Current - Low		24	mA	
t _r , t _f	Input Rise and Fall Time * (except Schmitt Inputs)	V _{CC} =3.0 V V _{CC} =4.5 V V _{CC} =5.5 V	0 0 0	150 40 25	ns/V

* V_{IN} from 30% to 70% V_{CC}

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
V _{OH}	Minimum High-Level Output Voltage	I _{OUT} ≤ -50 μA	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		*V _{IN} =V _{IH} or V _{IL} I _{OH} =-12 mA I _{OH} =-24 mA I _{OH} =-24 mA	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
V _{OL}	Maximum Low-Level Output Voltage	I _{OUT} ≤ 50 μA	3.0 4.5 5.5	0.1 0.1 0.1	0.1 0.1 0.1	V
		*V _{IN} =V _{IH} or V _{IL} I _{OL} =12 mA I _{OL} =24 mA I _{OL} =24 mA	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μA
I _{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I _{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	4.0	40	μA

* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=3.0\text{ ns}$)

Symbol	Parameter	V_{CC}^* V	Guaranteed Limits				Unit	
			25 °C		-40°C to 85°C			
			Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency (Figure 1)	3.3 5.0	125 150		100 125		MHz	
t_{PLH}	Propagation Delay, Clock to Q (Figure 1)	3.3 5.0	4.0 2.5	13.5 10.0	3.5 2.0	16.0 10.5	ns	
t_{PHL}	Propagation Delay, Clock to Q (Figure 1)	3.3 5.0	3.0 2.0	14.0 10.0	3.0 1.5	14.5 10.5	ns	
t_{PHL}	Propagation Delay, Reset to Q (Figure 2)	3.3 5.0	3.0 2.0	12.0 9.5	3.0 2.0	13.5 10.5	ns	
C_{IN}	Maximum Input Capacitance	5.0	4.5		4.5		pF	
C_{PD}	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$				35	pF	

*Voltage Range 3.3 V is $3.3\text{ V} \pm 0.3\text{ V}$ Voltage Range 5.0 V is $5.0\text{ V} \pm 0.5\text{ V}$ **TIMING REQUIREMENTS** ($C_L=50\text{pF}$, Input $t_r=t_f=3.0\text{ ns}$)

Symbol	Parameter	V_{CC}^* V	Guaranteed Limits		Unit
			25 °C	-40°C to 85°C	
t_{su}	Minimum Setup Time, A1 or A2 to Clock (Figure 3)	3.3 5.0	6.5 4.5	7.5 5.0	ns
t_h	Minimum Hold Time, Clock to A1 or A2 (Figure 3)	3.3 5.0	0 0.5	0 0.5	ns
t_w	Minimum Pulse Width, Clock or Reset (Figures 1,2)	3.3 5.0	4.0 3.5	4.5 3.5	ns
t_{rec}	Minimum Recovery Time, Reset to Clock (Figure 2)	3.3 5.0	0 0	0 0	ns

*Voltage Range 3.3 V is $3.3\text{ V} \pm 0.3\text{ V}$ Voltage Range 5.0 V is $5.0\text{ V} \pm 0.5\text{ V}$




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms








Figure 3. Switching Waveforms

TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM




**N SUFFIX PLASTIC DIP
(MS - 001AA)**


$\oplus 0.25$ (0.010) \ominus T



NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.




	Dimension, mm	
Symbol	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G		2.54
H		7.62
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC
(MS - 012AB)**


$\oplus 0.25$ (0.010) \ominus T \ominus C \ominus M

NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



	Dimension, mm	
Symbol	MIN	MAX
A	8.55	8.75
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G		1.27
H		5.27
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5