

PIC32MX3XX/4XX Family Data Sheet

64/100-Pin General Purpose and USB 32-Bit Flash Microcontrollers

Preliminary

© 2008 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO[®] MCUs and dsPIO[®] DSCs, KEEL00[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



High-Performance 80 MHz MIPS-Based 32-bit Flash Microcontroller 64/100-Pin General Purpose and USB

High-Performance 32-bit RISC CPU:

- MIPS32[®] M4K[™] 32-bit Core with 5-Stage Pipeline
- 80 MHz Maximum Frequency
- 1.56 DMIPS/MHz (Dhrystone 2.1) Performance at 0 Wait State Flash Access
- Single-Cycle Multiply and High-Performance
 Divide Unit
- MIPS16e[™] Mode for Up to 40% Smaller Code Size
- User and Kernel Modes to Enable Robust Embedded System
- Two Sets of 32 Core Register Files (32-bit) to Reduce Interrupt Latency
- Prefetch Cache Module to Speed Execution from Flash

Microcontroller Features:

- Operating Voltage Range of 2.3V to 3.6V
- 32K to 512K Flash Memory (plus an additional 12KB of Boot Flash)
- 8K to 32K SRAM Memory
- Pin-Compatible with Most PIC24/dsPIC[®] Devices
- Multiple Power Management Modes
- Multiple Interrupt Vectors with Individually Programmable Priority
- Fail-Safe Clock Monitor Mode
- Configurable Watchdog Timer with On-Chip Low-Power RC Oscillator for Reliable Operation

Peripheral Features:

- Atomic SET, CLEAR and INVERT Operation on Select Peripheral Registers
- Up to 4-Channel Hardware DMA Controller with Automatic Data Size Detection
- USB 2.0 Compliant Full Speed Device and On-The-Go (OTG) Controller
- USB has a Dedicated DMA Channel
- 10 MHz to 40 MHz Crystal Oscillator
- Internal 8 MHz and 32 kHz Oscillators

- Separate PLLs for CPU and USB Clocks
- Two I²C[™] Modules
- Two UART Modules with:
 - RS-232, RS-485 and LIN 1.2 support
 - IrDA[®] with On-Chip Hardware Encoder and Decoder
- Parallel Master and Slave Port (PMP/PSP) with 8-bit and 16-bit Data and Up to 16 Address Lines
- Hardware Real-Time Clock/Calendar (RTCC)
- Five 16-bit Timers/Counters (two 16-bit pairs combine to create two 32-bit timers)
- Five Capture Inputs
- Five Compare/PWM Outputs
- Five External Interrupt Pins
- High-Speed I/O Pins Capable of Toggling at Up to 80 MHz
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Output on Digital I/O Pins

Debug Features:

- Two Programming and Debugging Interfaces:
 - 2-Wire Interface with Unintrusive Access and Real-time Data Exchange with Application
 - 4-wire MIPS Standard Enhanced JTAG interface
- Unintrusive Hardware-Based Instruction Trace
- IEEE Std 1149.2 Compatible (JTAG) Boundary Scan

Analog Features:

- Up to 16-Channel 10-bit Analog-to-Digital Converter:
 - 500 ksps Conversion Rate
 - Conversion Available During Sleep, Idle
- Two Analog Comparators
- 5.5V Tolerant Input Pins (digital pins only)

FIGURE 1: **PIC32MX PACKAGE OUTLINE DRAWING**



| | General Purpose | | | | | | | | | | | | |
|-----------------|-----------------|-----|--------------------------------|--------------------------------|------------------------------|------|-------|-------------------------------------|--------------------|-------------|---------|------|--|
| Device | Pins | MHz | Program/Data Memory (KB) | Timers/ Capture/ Compare | Programmable DMA Channels | VREG | Trace | EUART/ SPI/ I ² C™ | 10-bit A/D (ch) | Comparators | PMP/PSP | JTAG | |
| PIC32MX320F032H | 64 | 40 | 32/8 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX320F064H | 64 | 80 | 64/16 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX320F128H | 64 | 80 | 128/16 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX340F128H | 64 | 80 | 128/32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX340F256H | 64 | 80 | 256/32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX340F512H | 64 | 80 | 512/32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX320F128L | 100 | 80 | 128/16 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX340F128L | 100 | 80 | 128/32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX360F256L | 100 | 80 | 256/32 | 5/5/5 | 4 | Yes | Yes | 2/2/2 | 16 | 2 | Yes | Yes | |
| PIC32MX360F512L | 100 | 80 | 512/32 | 5/5/5 | 4 | Yes | Yes | 2/2/2 | 16 | 2 | Yes | Yes | |

DIGGOMAN OF NED AL DUDDOOF FEATUDEO

TABLE 3: **PIC32MX USB – FEATURES**

| | USB | | | | | | | | | | | | |
|-----------------|------|-----|--------------------------------|--------------------------------|------------------------------|-------------------------------|------|-------|-------------------------------------|--------------------|-------------|---------|------|
| Device | Pins | MHz | Program/Data Memory (KB) | Timers/ Capture/ Compare | Programmable DMA Channels | Dedicated USB DMA Channels | VREG | Trace | EUART/ SPI/ I ² C™ | 10-bit A/D (ch) | Comparators | PMP/PSP | JTAG |
| PIC32MX420F032H | 64 | 80 | 32/8 | 5/5/5 | 0 | 2 | Yes | No | 2/1/2 | 16 | 2 | Yes | Yes |
| PIC32MX440F128H | 64 | 80 | 128/32 | 5/5/5 | 4 | 2 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX440F256H | 64 | 80 | 256/32 | 5/5/5 | 4 | 2 | Yes | No | 2/1/2 | 16 | 2 | Yes | Yes |
| PIC32MX440F512H | 64 | 80 | 512/32 | 5/5/5 | 4 | 2 | Yes | No | 2/1/2 | 16 | 2 | Yes | Yes |
| PIC32MX440F128L | 100 | 80 | 128/32 | 5/5/5 | 4 | 2 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX460F256L | 100 | 80 | 256/32 | 5/5/5 | 4 | 2 | Yes | Yes | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX460F512L | 100 | 80 | 512/32 | 5/5/5 | 4 | 2 | Yes | Yes | 2/2/2 | 16 | 2 | Yes | Yes |









Pin Diagram (64-Pin USB)



Pin Diagram (100-Pin USB)



Table of Contents

| High- | Performance 80 MHz MIPS-Based 32-bit Flash Microcontroller 64/100-Pin General Purpose and USB | 1 |
|-------|---|-----|
| 1.0 | Device Overview | 9 |
| 2.0 | PIC32MX MCU | 33 |
| 3.0 | Instruction Set | 47 |
| 4.0 | Oscillators | 53 |
| 5.0 | Resets | 83 |
| 6.0 | Memory Organization | 93 |
| 7.0 | Flash Program Memory | 115 |
| 8.0 | Interrupts | 125 |
| 9.0 | Prefetch Cache | 177 |
| 10.0 | Direct Memory Access (DMA) Controller | |
| - | USB On-The-Go | |
| - | I/O Ports | |
| 13.0 | Timer1 | 327 |
| 14.0 | Timers 2, 3, 4, 5 | 339 |
| 15.0 | Input Capture | |
| 16.0 | Output Compare | |
| 17.0 | Serial Peripheral Interface (SPI) | |
| 18.0 | Inter-Integrated Circuit (I ² C [™]) | |
| | Universal Asynchronous Receiver Transmitter (UART) | |
| 20.0 | Parallel Master Port | |
| 21.0 | Real-Time Clock and Calendar (RTCC) | 467 |
| 22.0 | Analog-Digital Converter | |
| 23.0 | Power Saving | 521 |
| 24.0 | Comparator | |
| 25.0 | Comparator Reference | |
| 26.0 | Watchdog Timer | 555 |
| 27.0 | Special Features | 565 |
| 28.0 | Programming and Diagnostics | |
| 29.0 | Development Support | |
| 30.0 | Electrical Characteristics | |
| 31.0 | Packaging Information | 631 |
| | | |
| World | lwide Sales and Service | 644 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.



64/100-Pin General Purpose and USB, 32-bit Flash Microcontrollers

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC32MX320F032H
- PIC32MX320F064H
- PIC32MX320F128H
- PIC32MX320F128L
- PIC32MX340F128H
- PIC32MX340F128L
- PIC32MX340F256H
- PIC32MX340F512H
- PIC32MX360F256L
- PIC32MX360F512L
- PIC32MX420F032H
- PIC32MX440F256H
- PIC32MX440F128H
- PIC32MX440F128L
- PIC32MX440F512H
- PIC32MX460F256L
- PIC32MX460F512L

This family introduces a new line of Microchip devices: a 32-bit RISC microcontroller family with a broad peripheral feature set and enhanced computational performance. The PIC32MX3XX/4XX family offers a new migration option for those high-performance applications which may be outgrowing their 16-bit platforms.

1.1 Easy Migration

The PIC32MX family of microcontrollers was designed to provide an easy migration path as the application needs change.

The consistent pinout scheme used throughout the entire family aids in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 64-pin to 100-pin devices.

The PIC32MX family is pin and peripheral compatible with Microchip PIC24FJ128GA010 devices.

1.2 Core Features

1.2.1 32-BIT RISC ARCHITECTURE

Central to all PIC32MX3XX/4XX devices is the 32-bit MIPS32 M4K CPU core, offering a wide range of features, including the following:

- Up to 1.56 DMIPS/MHz
- 32-bit Address and Data paths
- 32-bit Linear (program space) addressing
- (2) thirty-two element 32-bit core register files
- Single-cycle multiply and high-performance divide unit for 32-bit integer math
- 16 and 32-bit instructions, optimized for high-level languages, such as 'C'.

1.3 Power-Saving Technology

All of the devices in the PIC32MX family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

- **On-the-Fly Clock Switching:** The device clock can be changed under software control to any of the four clock sources during operation.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.4 Communications

The PIC32MX incorporates a range of serial communication peripherals to handle a range of application requirements. All devices are equipped with two independent UARTs with built-in IrDA encoder/decoders. There are also two independent SPI modules, and two independent I²C modules that support both Master and Slave modes of operation.

1.5 10-bit A/D Converter

The A/D Converter features 500 ksps maximum sample rate. This configurable module incorporates a userselectable scan list and auto-convert functions to allow acquisitions without processor intervention. Multiple A/D trigger sources are user-selectable: timer event, external pin, manual and auto-convert.

1.6 External Interface

A Parallel Master Port Parallel Slave Port enables 8/16bit parallel data communications in Master mode with up to 16 address lines; 8-bit Slave modes are also supported.

1.7 Real-Time Clock/Calendar

This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.

1.8 Oscillator Options and Features

All of the devices in the PIC32MX family offer four different oscillator options, allowing users a range of choices in developing application hardware. These include:

- A Primary Oscillator (POSC) with two External Crystal modes using crystals or ceramic resonators.
- Two External Clock modes with selectable peripheral bus clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output.
- On-board postscalers and/or PLL to provide clock speeds ranging from 31 kHz to maximum specified frequency.
- A Secondary Oscillator (SOSC) designed to operate with an external 32.768 kHz crystal. This oscillator can also be used with Timer1 and the integrated RTCC.
- An Internal Low-Power RC oscillator (LPRC) having a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The oscillator block also provides a stable reference source for the user-controlled Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.9 Device Features, Block Diagrams and Pinout Tables

| TABLE I-I. DEVICE | FEATURES, | BEGGINB | | | | , | | |
|---|-----------------|---|-------------------------|-----------------|-----------------|-----------------|-----------------|--|
| Features | PIC32MX320F032H | PIC32MX320F064H | PIC32MX320F128H | PIC32MX340F256H | PIC32MX320F128L | PIC32MX360F256L | PIC32MX360F512L | |
| Operating Frequency | DC – 40 MHz | | | DC – 8 | 0 MHz | | | |
| Program Memory (Bytes) | 32K | 64K | 128K | 256K | 128K | 256K | 512K | |
| Data Memory (Bytes) | 8K | 16K | 16K | 32K | 16K | 32K | 32K | |
| Interrupt Sources/Vectors | | | | 95 / 63 | | | | |
| I/O Ports | | Ports B, C, I | D, E, F, G | | Ports | A, B, C, D, E | E, F, G | |
| Total I/O Pins | | 53 | | | | 85 | | |
| DMA Channels | | 0 | | 4 | 0 | | 4 | |
| Timers: | | | | | | | | |
| Total number (16-bit) | | | | 5 | | | | |
| 32-bit (paired 16-bit) | | | | 2 | | | | |
| 32-bit core timer | | | | 1 | | | | |
| Input Capture Channels | | | | 5 | | | | |
| Output Compare/PWM Channels | | | | 5 | | | | |
| Input Change Interrupt Notification | | 19 | | | | 22 | | |
| Serial Communications: | | | | | | | | |
| Enhanced UART | | | | 2 | | | | |
| SPI (3-wire/4-wire) | | | | 2 | | | | |
| I ² C™ | | | | 2 | | | | |
| Parallel Communications (PMP/PSP) | | Yes, 8-b | it only | | Y | es, 8-bit/16-l | oit | |
| JTAG Boundary Scan | | | | Yes | | | | |
| JTAG Debug and Program | | | | Yes | | | | |
| ICSP [™] 2-Wire Debug and Program | | | | Yes | | | | |
| Instruction Trace | | | No | | | Y | es | |
| Hardware Break Points | | | 6 Ins | truction, 2 Da | ata | | | |
| 10-bit Analog-to-Digital Module (input channels) | | | | 16 | | | | |
| Analog Comparators | | | | 2 | | | | |
| Internal LDO | | | | Yes | | | | |
| Resets (and delays) | POR, BOR | POR, BOR, MCLR, WDT, SWR (Software Reset), CM (Configuration Bit Mismatch) (PWRT, OST, PLL Lock) | | | | | | |
| Instruction Support | | MIPS | S32 [®] Enhanc | ed Architectu | ure (Release | 2) | | |
| | | | | Code Com | pression | | | |
| Packages | | 64-pin 1 | rqfp | | - | 100-pin TQF | P | |
| | | | | | | | | |

TABLE 1-1: DEVICE FEATURES, BLOCK DIAGRAMS AND PINOUT TABLES

© 2008 Microchip Technology Inc.

| PIC32MX340F128H | PIC32MX340F512H | PIC32MX340F128L | | |
|---------------------|---|--|--|--|
| | DC – 80 MHz | | | |
| 128K | 512K | 128K | | |
| 32K | 32K | 32K | | |
| | 95 / 63 | | | |
| Ports B, C | , D, E, F, G | Ports A, B, C, D, E, F, G | | |
| 5 | 3 | 85 | | |
| | 4 | | | |
| | | | | |
| | 5 | | | |
| | 2 | | | |
| _ | 1 | | | |
| | 5 | | | |
| | 5 | | | |
| 1 | 9 | 22 | | |
| | | | | |
| | 2 | | | |
| | 2 | | | |
| _ | 2 | | | |
| Yes, 8- | bit only | Yes, 8-bit/16-bit | | |
| | Yes | | | |
| | Yes | | | |
| | Yes | | | |
| | No | | | |
| | 6 Instruction, 2 Data | | | |
| | 16 | | | |
| | 2 | | | |
| | Yes | | | |
| POR, BOR, MCLR, WE | Mismatch) | | | |
| | | | | |
| 64-pin TQFP 100-pin | | | | |
| | 128K 32K Ports B, C 5 7 7 7 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 | □ □ DC - 80 MHz 128K 32K 32K 95 / 63 Ports B, C, D, E, F, G 53 4 5 2 1 5 2 1 5 2 1 5 2 1 5 2 19 2 2 2 2 2 2 2 2 Yes, 8-bit only Yes Yes No 6 Instruction, 2 Data 16 2 Yes POR, BOR, MCLR, WDT, SWR (Software Reset | | |

| TABLE 1-3: | DEVICE FEATURES FOR THE PIC32MX4XXFXXX USB FAMILY | |
|------------|---|--|
| IADLE 1-3. | | |

| TABLE 1-3: DEVICE | FEATURES | | | | | i | r | |
|--|-----------------|---|-----------------|-----------------------------|-----------------|-----------------|-----------------|--|
| Features | PIC32MX420F032H | PIC32MX440F128H | PIC32MX440F256H | PIC32MX440F512H | PIC32MX440F128L | PIC32MX460F256L | PIC32MX460F512L | |
| Operating Frequency | DC – 40 MHz | | | DC – a | 80 MHz | | | |
| Program Memory (Bytes) | 32K | 128K | 256K | 512K | 128K | 256K | 512K | |
| Data Memory (Bytes) | 8K | 32K | 32K | 32K | 32K | 32K | 32K | |
| Interrupt Sources / Vectors | | | | 95 / 63 | | | | |
| I/O Ports | | Ports B, C | , D, E, F, G | | Ports | A, B, C, D, E | , F, G | |
| Total I/O Pins | | 5 | 1 | | | 83 | | |
| DMA Channels | 0 + 2 USB | | | 4 + 2 | 2 USB | | | |
| Timers: Total number (16-bit) 32-bit (from paired 16-bit | | 5 2 | | | | | | |
| timers) 32-bit Core Timer | | | | 1 | | | | |
| Input Capture Channels | | 5 | | | | | | |
| Output Compare/PWM Channels | | | | 5 | | | | |
| Input Change Interrupt Notification | | 1 | 9 | | | 22 | | |
| Serial Communications: | | | | | | | | |
| Enhanced UART | | | | 2 | | | | |
| SPI (3-wire/4-wire) | | | 1 | | | 2 | | |
| I ² C™ | | | | 2 | | | | |
| Parallel Communications (PMP/PSP) | | Yes, 8- | bit only | | Y | ′es, 8-bit/16-b | it | |
| JTAG Boundary Scan | | | | Yes | | | | |
| JTAG Debug and Program | | | | Yes | | | | |
| ICSP 2-wire Debug and Program | | | | Yes | | | | |
| Instruction Trace | | | No | | | Ye | es | |
| Hardware Break Points: | | | 6 li | nstruction, 2 | Data | | | |
| 10-bit Analog-to-Digital Module (input channels) | | | | 16 | | | | |
| Analog Comparators | | | | 2 | | | | |
| Internal LDO | | | | Yes | | | | |
| Resets (and Delays) | POR, BO | POR, BOR, MCLR, WDT, SWR (Software Reset), CM (Configuration Bit Mismatch) (PWRT, OST, PLL Lock) | | | | | | |
| Instruction Support | | MI | | nced Architec e™ Code Co | - | e 2) | | |
| Packages | | 64-pin | | | • | 100-pin TQFF |) | |
| i donayes | | 0+-hu | i vai l | | | | | |





4: PORTA is not present on 64-pin devices



4: PORTA is not present on 64 pin devices

| Function | Pin N | umber | 1/0 | Input | Description |
|------------|--------------|----------|-----|--------|-------------------------------------|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| AN0 | 16 | 25 | I | ANA | A/D Analog Inputs |
| AN1 | 15 | 24 | I | ANA | |
| AN2 | 14 | 23 | I | ANA | |
| AN3 | 13 | 22 | I | ANA | |
| AN4 | 12 | 21 | I | ANA | |
| AN5 | 11 | 20 | I | ANA | |
| AN6 | 17 | 26 | I | ANA | |
| AN7 | 18 | 27 | I | ANA | |
| AN8 | 21 | 32 | I | ANA | |
| AN9 | 22 | 33 | I | ANA | |
| AN10 | 23 | 34 | I | ANA | |
| AN11 | 24 | 35 | I | ANA | |
| AN12 | 27 | 41 | I | ANA | |
| AN13 | 28 | 42 | I | ANA | |
| AN14 | 29 | 43 | I | ANA | |
| AN15 | 30 | 44 | I | ANA | |
| AVdd | 19 | 30 | Р | _ | Positive Supply for Analog Modules |
| AVss | 20 | 31 | Р | — | Ground Reference for Analog Modules |
| BCLK1 | 35 | 48 | 0 | _ | UART1 IrDA [®] Baud Clock |
| BCLK2 | 29 | 39 | 0 | _ | UART2 IrDA Baud Clock |
| C1IN- | 12 | 21 | I | ANA | Comparator 1 Negative Input |
| C1IN+ | 11 | 20 | I | ANA | Comparator 1 Positive Input |
| C1OUT | 21 | 32 | 0 | _ | Comparator 1 Output |
| C2IN- | 14 | 23 | I | ANA | Comparator 2 Negative Input |
| C2IN+ | 13 | 22 | I | ANA | Comparator 2 Positive Input |
| C2OUT | 22 | 33 | 0 | _ | Comparator 2 Output |
| CLKI | 39 | 63 | I | ANA | Main Clock Input Connection |
| CLKO | 40 | 64 | 0 | _ | System Clock Output |
| egend: TTL | _ = TTL inpu | t buffer | | | ST = Schmitt Trigger input buffer |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS - GENERAL PURPOSE

 $I^2C^{TM} = I^2C/SMBus input buffer$

ANA = Analog level input/output

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| | Pin N | umber | | Input | |
|----------|--------|---------|-----|--------|--|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| CN0 | 48 | 74 | I | ST | Interrupt-on-Change Inputs |
| CN1 | 47 | 73 | I | ST | 1 |
| CN2 | 16 | 25 | I | ST | 1 |
| CN3 | 15 | 24 | I | ST | |
| CN4 | 14 | 23 | I | ST | 1 |
| CN5 | 13 | 22 | I | ST | |
| CN6 | 12 | 21 | I | ST | |
| CN7 | 11 | 20 | I | ST | 1 |
| CN8 | 4 | 10 | I | ST | |
| CN9 | 5 | 11 | I | ST | |
| CN10 | 6 | 12 | I | ST | 1 |
| CN11 | 8 | 14 | I | ST | 1 |
| CN12 | 30 | 44 | I | ST | 1 |
| CN13 | 52 | 81 | I | ST | 1 |
| CN14 | 53 | 82 | I | ST | 1 |
| CN15 | 54 | 83 | I | ST | 1 |
| CN16 | 55 | 84 | I | ST |] |
| CN17 | 31 | 49 | I | ST | 1 |
| CN18 | 32 | 50 | I | ST | Interrupt-on-Change Inputs |
| CN19 | _ | 80 | I | ST | 1 |
| CN20 | _ | 47 | I | ST | |
| CN21 | _ | 48 | I | ST | |
| CVREF- | 15 | 28 | I | ANA | Comparator Reference Voltage (Low) Input |
| CVREF+ | 16 | 29 | I | ANA | Comparator Reference Voltage (High) Input |
| CVREFOUT | 23 | 34 | 0 | ANA | Comparator Voltage Reference Output |
| EMUC1 | 15 | 24 | I/O | ST | In-Circuit Emulator Clock Input/Output |
| EMUD1 | 16 | 25 | I/O | ST | In-Circuit Emulator Data Input/Output |
| EMUC2 | 17 | 26 | I/O | ST | In-Circuit Emulator Clock Input/Output |
| EMUD2 | 18 | 27 | I/O | ST | In-Circuit Emulator Data Input/Output |
| ENVREG | 57 | 86 | I | ST | Enable for On-Chip Voltage Regulator |
| IC1 | 42 | 68 | Ι | ST | Input Capture Inputs |
| IC2 | 43 | 69 | Ι | ST |] |
| IC3 | 44 | 70 | I | ST | |
| IC4 | 45 | 71 | Ι | ST |] |
| IC5 | 52 | 79 | Ι | ST |] |
| INT0 | 35 | 55 | Ι | ST | External Interrupt Inputs |
| INT1 | 42 | 18 | Ι | ST |] |
| INT2 | 43 | 19 | Ι | ST |] |
| INT3 | 44 | 66 | I | ST | |
| INT4 | 45 | 67 | Ι | ST |] |
| MCLR | 7 | 13 | Ι | ST | Master Clear (Device Reset) Input. Bring this line low to cause a Reset. |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| Function | Pin Number | | 1/2 | Input | Deconintion |
|----------|------------|---------|-----|--------|---|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| OC1 | 46 | 72 | 0 | — | Output Compare/PWM Outputs |
| OC2 | 49 | 76 | 0 | — | |
| OC3 | 50 | 77 | 0 | — | |
| OC4 | 51 | 78 | 0 | _ | |
| OC5 | 52 | 81 | 0 | — | |
| OCFA | 17 | 26 | I | ST | Output Compare Fault A Input |
| OCFB | 30 | 44 | I | ST | Output Compare Fault B Input |
| OSC1 | 39 | 63 | I | ANA | Main Oscillator Input Connection |
| OSC2 | 40 | 64 | 0 | ANA | Main Oscillator Output Connection. |
| PGC1 | 15 | 24 | I/O | ST | In-Circuit Debugger and ICSP™ Programming Clock |
| PGD1 | 16 | 25 | I/O | ST | In-Circuit Debugger and ICSP Programming Data |
| PGC2 | 17 | 26 | I/O | ST | In-Circuit Debugger and ICSP™ Programming Clock |
| PGD2 | 18 | 27 | I/O | ST | In-Circuit Debugger and ICSP Programming Data |
| PMALL | 30 | 44 | 0 | — | Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes) |
| PMALH | 29 | 43 | 0 | — | Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes) |
| PMA0 | 30 | 44 | 0 | — | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) an Output (Master modes) |
| PMA1 | 29 | 43 | 0 | — | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes) |
| PMA2 | 8 | 14 | 0 | _ | Parallel Master Port Address (Demultiplexed Master modes) |
| PMA3 | 6 | 12 | 0 | _ | 1 |
| PMA4 | 5 | 11 | 0 | _ | |
| PMA5 | 4 | 10 | 0 | _ | |
| PMA6 | 16 | 29 | 0 | _ | 1 |
| PMA7 | 22 | 28 | 0 | — | 1 |
| PMA8 | 32 | 50 | 0 | — | 1 |
| PMA9 | 31 | 49 | 0 | _ | 1 |
| PMA10 | 28 | 42 | 0 | — | 1 |
| PMA11 | 27 | 41 | 0 | _ | 1 |
| PMA12 | 24 | 35 | 0 | — | 1 |
| PMA13 | 23 | 34 | 0 | — | 1 |
| PMA14 | 45 | 71 | 0 | — | 1 |
| PMA15 | 44 | 70 | 0 | — | 1 |
| PMCS1 | 45 | 71 | 0 | — | Parallel Master Port Chip Select 1 Strobe |
| PMCS2 | 44 | 70 | 0 | _ | Parallel Master Port Chip Select 2 Strobe |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| F unction | Pin N | umber | I/O | Input | Description |
|------------------|--------|-------|-----|--------|--|
| Function | 64-pin | | | Buffer | Description |
| PMD0 | 60 | 93 | I/O | ST/TTL | Parallel Master Port Data (Demultiplexed Master mode) or |
| PMD1 | 61 | 94 | I/O | ST/TTL | Address/Data (Multiplexed Master modes) |
| PMD2 | 62 | 98 | I/O | ST/TTL | |
| PMD3 | 63 | 99 | I/O | ST/TTL | |
| PMD4 | 64 | 100 | I/O | ST/TTL | |
| PMD5 | 1 | 3 | I/O | ST/TTL |] |
| PMD6 | 2 | 4 | I/O | ST/TTL | 1 |
| PMD7 | 3 | 5 | I/O | ST/TTL |] |
| PMD8 | _ | 90 | I/O | ST/TTL | |
| PMD9 | _ | 89 | I/O | ST/TTL | |
| PMD10 | _ | 88 | I/O | ST/TTL | |
| PMD11 | _ | 87 | I/O | ST/TTL | |
| PMD12 | _ | 79 | I/O | ST/TTL | |
| PMD13 | _ | 80 | I/O | ST/TTL |] |
| PMD14 | _ | 83 | I/O | ST/TTL |] |
| PMD15 | _ | 84 | I/O | ST/TTL | 1 |
| PMENB | 52 | 81 | 0 | — | Parallel Master Port Enable Strobe (Master Mode 1) |
| PMRD | 53 | 82 | 0 | _ | Parallel Master Port Read Strobe (Master Mode 2) |
| PMRD/PMWR | 53 | 82 | 0 | — | Parallel Master Port Read/Write Strobe (Master Mode 1) |
| PMWR | 52 | 81 | 0 | — | Parallel Master Port Write Strobe (Master Mode 2) |
| agandı TTI | | | • | • | ST - Sohmitt Trigger input huffer |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

Legend: TTL = TTL input buffer

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus input buffer$

ANA = Analog level input/output $I^2C^{TM} = I^2C/SMB$ us input buffer Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| F | Pin Number | | | Input | Decembrit |
|----------|------------|---------|-----|--------|--|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| RA0 | | 17 | I/O | ST | PORTA Digital I/O |
| RA1 | _ | 38 | I/O | ST | Notes: On 100-pin devices, JTAG program/debug port is mu |
| RA2 | — | 58 | I/O | ST | plexed with port pins RA0, RA1, RA4 and RA5. At Res |
| RA3 | _ | 59 | I/O | ST | these pins are controlled by the JTAG port. To use the pins for general purpose I/O, the user's application co |
| RA4 | _ | 60 | I/O | ST | must clear JTAGEN (DDPCON<3>) bit = 0. To use the |
| RA5 | — | 61 | I/O | ST | pins for JTAG program/debug, the user's applicat |
| RA6 | — | 91 | I/O | ST | code must maintain JTAGEN bit = 1. |
| RA7 | _ | 92 | I/O | ST | On specific 100-pin devices, the instruction TRACE p is multiplexed with PORTA pins RA6, RA7; PORTG p |
| RA9 | — | 28 | I/O | ST | RG12, RG13 and RG14. At Power-on Reset, these p |
| RA10 | _ | 29 | I/O | ST | are general purpose I/O pins. To maintain these pins |
| RA14 | _ | 66 | I/O | ST | general purpose I/O pins, the user's application co must maintain TROEN (DDPCON<2>) bit = 0. To u |
| RA15 | _ | 67 | I/O | ST | these pins as instruction TRACE pins, TROEN must set = 1. |
| RB0 | 16 | 25 | I/O | ST | PORTB Digital I/O |
| RB1 | 15 | 24 | I/O | ST | Note: On 64-pin devices, JTAG program/debug port is mu |
| RB2 | 14 | 23 | I/O | ST | plexed with port pins RB10, RB11, RB12 and RB13. |
| RB3 | 13 | 22 | I/O | ST | Reset, these pins are controlled by the JTAG port. To u these pins for general purpose I/O, the user's applicat |
| RB4 | 12 | 21 | I/O | ST | code must clear JTAGEN (DDPCON<3>) bit = 0. To u |
| RB5 | 11 | 20 | I/O | ST | these pins for JTAG program/debug, the use |
| RB6 | 17 | 26 | I/O | ST | application code must maintain JTAGEN bit = 1. |
| RB7 | 18 | 27 | I/O | ST | |
| RB8 | 21 | 32 | I/O | ST | |
| RB9 | 22 | 33 | I/O | ST | |
| RB10 | 23 | 34 | I/O | ST | |
| RB11 | 24 | 35 | I/O | ST | |
| RB12 | 27 | 41 | I/O | ST | |
| RB13 | 28 | 42 | I/O | ST |] |
| RB14 | 29 | 43 | I/O | ST | |
| RB15 | 30 | 44 | I/O | ST | |
| RC1 | | 6 | I/O | ST | PORTC Digital I/O |
| RC2 | | 7 | I/O | ST | |
| RC3 | | 8 | I/O | ST | |
| RC4 | | 9 | I/O | ST | |
| RC12 | 39 | 63 | I/O | ST | |
| RC13 | 47 | 73 | I/O | ST | |
| RC14 | 48 | 74 | I/O | ST |] |
| RC15 | 40 | 64 | I/O | ST | |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| From a d' a m | Pin N | umber | 1/0 | Input | Description |
|---------------|--------|---------|-----|--------|-------------------|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| RD0 | 46 | 72 | I/O | ST | PORTD Digital I/O |
| RD1 | 49 | 76 | I/O | ST | |
| RD2 | 50 | 77 | I/O | ST | |
| RD3 | 51 | 78 | I/O | ST | |
| RD4 | 52 | 81 | I/O | ST | |
| RD5 | 53 | 82 | I/O | ST | |
| RD6 | 54 | 83 | I/O | ST | |
| RD7 | 55 | 84 | I/O | ST | |
| RD8 | 42 | 68 | I/O | ST | |
| RD9 | 43 | 69 | I/O | ST | |
| RD10 | 44 | 70 | I/O | ST | |
| RD11 | 45 | 71 | I/O | ST | |
| RD12 | _ | 79 | I/O | ST | |
| RD13 | _ | 80 | I/O | ST | |
| RD14 | _ | 47 | I/O | ST | |
| RD15 | _ | 48 | I/O | ST | |
| RE0 | 60 | 93 | I/O | ST | PORTE Digital I/O |
| RE1 | 61 | 94 | I/O | ST | |
| RE2 | 62 | 98 | I/O | ST | |
| RE3 | 63 | 99 | I/O | ST | |
| RE4 | 64 | 100 | I/O | ST | |
| RE5 | 1 | 3 | I/O | ST | |
| RE6 | 2 | 4 | I/O | ST | |
| RE7 | 3 | 5 | I/O | ST | |
| RE8 | _ | 18 | I/O | ST | |
| RE9 | _ | 19 | I/O | ST | |
| RF0 | 58 | 87 | I/O | ST | PORTF Digital I/O |
| RF1 | 59 | 88 | I/O | ST |] |
| RF2 | 34 | 52 | I/O | ST | |
| RF3 | 33 | 51 | I/O | ST |] |
| RF4 | 31 | 49 | I/O | ST |] |
| RF5 | 32 | 50 | I/O | ST |] |
| RF6 | 35 | 55 | I/O | ST |] |
| RF7 | _ | 54 | I/O | ST |] |
| RF8 | _ | 53 | I/O | ST | |
| RF12 | | 40 | I/O | ST |] |
| RF13 | _ | 39 | I/O | ST | |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a Note: multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| From a flam | Pin N | umber | Input | | Description | |
|-------------|--------|---------|-------|------------------|--|--|
| Function | 64-pin | 100-pin | I/O | Buffer | Description | |
| RG0 | — | 90 | I/O | ST | PORTG Digital I/O | |
| RG1 | _ | 89 | I/O | ST | | |
| RG2 | 37 | 57 | I/O | ST | Note: On specific 100-pin devices, the Instruction TRACE por | |
| RG3 | 36 | 56 | I/O | ST | is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13, and RG14. At power-on-reset, these pins | |
| RG6 | 4 | 10 | I/O | ST | are general purpose I/O pins. To maintain these pins a | |
| RG7 | 5 | 11 | I/O | ST | general purpose I/O pins, the user's application cod | |
| RG8 | 6 | 12 | I/O | ST | must maintain TROEN (DDPCON<2>) bit = 0. To us these pins as Instruction TRACE pins, TROEN must b | |
| RG9 | 8 | 14 | I/O | ST | set = 1. | |
| RG12 | — | 96 | I/O | ST | | |
| RG13 | — | 97 | I/O | ST | | |
| RG14 | _ | 95 | I/O | ST | | |
| RG15 | _ | 1 | I/O | ST | | |
| RTCC | 42 | 68 | 0 | — | Real-Time Clock Alarm Output | |
| SCK1 | 35 | 55 | 0 | — | SPI1 Serial Clock Output | |
| SCK2 | 4 | 10 | I/O | ST | SPI2 Serial Clock Output | |
| SCL1 | 37 | 57 | I/O | l ² C | I2C1 Synchronous Serial Clock Input/Output | |
| SCL2 | 32 | 58 | I/O | l ² C | I2C2 Synchronous Serial Clock Input/Output. | |
| SDA1 | 36 | 56 | I/O | l ² C | I2C1 Data Input/Output | |
| SDA2 | 31 | 59 | I/O | l ² C | I2C2 Data Input/Output | |
| SDI1 | 34 | 54 | I | ST | SPI1 Serial Data Input | |
| SDI2 | 5 | 11 | I | ST | SPI2 Serial Data Input | |
| SDO1 | 33 | 53 | 0 | _ | SPI1 Serial Data Output | |
| SDO2 | 6 | 12 | 0 | _ | SPI2 Serial Data Output | |
| SOSCI | 47 | 73 | I | ANA | Secondary Oscillator/Timer1 External Clock Input | |
| SOSCO | 48 | 74 | 0 | ANA | Secondary Oscillator/Timer1 External Clock Output | |
| SS1 | 14 | 23 | I/O | ST | Slave Select Input/Frame Select Output (SPI1) | |
| SS2 | 8 | 14 | I/O | ST | Slave Select Input/Frame Select Output (SPI2) | |
| T1CK | 48 | 74 | 1 | ST | Timer1 External Clock Input | |
| T2CK | _ | 6 | I | ST | Timer2 External Clock Input | |
| ТЗСК | _ | 7 | 1 | ST | Timer3 External Clock Input | |
| T4CK | _ | 8 | 1 | ST | Timer4 External Clock Input | |
| T5CK | _ | 9 | I | ST | Timer5 External Clock Input | |
| TCK | 27 | 38 | 1 | ST | JTAG Test Clock/Programming Clock Input | |
| TDI | 28 | 60 | 1 | ST | JTAG Test Data/Programming Data Input | |
| TDO | 24 | 61 | 0 | _ | JTAG Test Data Output | |
| TMS | 23 | 17 | | ST | JTAG Test Mode Select Input | |
| TRCLK | | 91 | 0 | _ | Trace Clock | |
| TRD0 | | 97 | 0 | | Trace Data Bit 0 | |
| TRD1 | | 96 | 0 | | Trace Data Bit 1 | |
| TRD2 | | 95 | 0 | | Trace Data Bit 2 | |
| TRD2 | | 92 | 0 | | Trace Data Bit 3 | |
| egend: TTI | I | | | 1 | ST = Schmitt Trigger input huffer | |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

Legend: TTL = TTL input buffer

ST = Schmitt Trigger input buffer

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus input buffer$

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| Function | Pin N | Pin Number | | Input | Description |
|-----------|------------|-----------------------|-----|--------|---|
| | 64-pin | 100-pin | I/O | Buffer | Description |
| U1CTS | 43 | 47 | I | ST | UART1 Clear to Send Input |
| U1RTS | 35 | 48 | 0 | _ | UART1 Request to Send Output |
| U1RX | 34 | 52 | I | ST | UART1 Receive |
| U1TX | 33 | 51 | 0 | _ | UART1 Transmit Output |
| U2CTS | 21 | 40 | I | ST | UART2 Clear to Send Input |
| U2RTS | 29 | 39 | 0 | _ | UART2 Request to Send Output |
| U2RX | 31 | 49 | I | ST | UART 2 Receive Input |
| U2TX | 32 | 50 | 0 | — | UART2 Transmit Output |
| Vdd | 10, 26, 38 | 2, 16, 37, 46, 62 | Р | — | Positive Supply for Peripheral Digital Logic and I/O pins |
| VDDCAP | 56 | 85 | Р | _ | External Filter Capacitor Connection (regulator enabled) |
| VDDCORE | 56 | 85 | Р | _ | Positive Supply for Microcontroller Core Logic (regulator disabled) |
| Vref- | 15 | 28 | I | ANA | A/D Reference Voltage (Low) Input |
| Vref+ | 16 | 29 | I | ANA | A/D Reference Voltage (High) Input |
| Vss | 9, 25, 41 | 15, 36, 45, 65, 75 | Р | _ | Ground Reference for Logic and I/O pins |
| anandi TT | | 1 | | | CT Cohmitt Triager input huffer |

TABLE 1-4: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – GENERAL PURPOSE (CONTINUED)

Legend: TTL = TTL input buffer

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus input buffer$

Note:

ANA = Analog level input/output $I^2C^{TM} = I^2C/SMB$ us input buffer In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| Function | Pin Number | | | Input | |
|-----------|--------------|-----------|-----|--------|-------------------------------------|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| AN0 | 16 | 25 | I | ANA | A/D Analog Inputs |
| AN1 | 15 | 24 | I | ANA | |
| AN2 | 14 | 23 | I | ANA | 1 |
| AN3 | 13 | 22 | I | ANA | |
| AN4 | 12 | 21 | I | ANA | |
| AN5 | 11 | 20 | I | ANA | 1 |
| AN6 | 17 | 26 | I | ANA | 1 |
| AN7 | 18 | 27 | I | ANA | 1 |
| AN8 | 21 | 32 | I | ANA | |
| AN9 | 22 | 33 | I | ANA | 1 |
| AN10 | 23 | 34 | I | ANA | |
| AN11 | 24 | 35 | I | ANA | 1 |
| AN12 | 27 | 41 | I | ANA | |
| AN13 | 28 | 42 | I | ANA | 1 |
| AN14 | 29 | 43 | I | ANA | 1 |
| AN15 | 30 | 44 | I | ANA | 1 |
| AVdd | 19 | 30 | Р | _ | Positive Supply for Analog Modules |
| AVss | 20 | 31 | Р | _ | Ground Reference for Analog Modules |
| BCLK1 | 49 | 48 | 0 | _ | UART1 IrDA [®] Baud Clock |
| BCLK2 | 29 | 39 | 0 | _ | UART2 IrDA [®] Baud Clock |
| C1IN- | 12 | 21 | I | ANA | Comparator 1 Negative Input |
| C1IN+ | 11 | 20 | I | ANA | Comparator 1 Positive Input |
| C1OUT | 21 | 32 | 0 | _ | Comparator 1 Output |
| C2IN- | 14 | 23 | I | ANA | Comparator 2 Negative Input |
| C2IN+ | 13 | 22 | I | ANA | Comparator 2 Positive Input |
| C2OUT | 22 | 33 | 0 | — | Comparator 2 Output |
| CLKI | 39 | 63 | I | ANA | Main Clock Input Connection |
| CLKO | 40 | 64 | 0 | _ | System Clock Output |
| egend: TT | L = TTL inpu | it buffer | • | • | ST = Schmitt Trigger input buffer |

TABLE 1-5: PIC32MX3XX/4XX PINOUT DESCRIPTIONS - USB

 $I^2C^{TM} = I^2C/SMBus$ input buffer

ANA = Analog level input/output Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a

multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| | Pin N | umber | | Input | |
|----------|--------|---------|-----|--------|---|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| CN0 | 48 | 74 | I | ST | Interrupt-on-Change Inputs |
| CN1 | 47 | 73 | I | ST | |
| CN2 | 16 | 25 | I | ST | 1 |
| CN3 | 15 | 24 | I | ST | 1 |
| CN4 | 14 | 23 | I | ST | |
| CN5 | 13 | 22 | I | ST | 1 |
| CN6 | 12 | 21 | I | ST | |
| CN7 | 11 | 20 | I | ST | |
| CN8 | 4 | 10 | I | ST | 1 |
| CN9 | 5 | 11 | I | ST | 1 |
| CN10 | 6 | 12 | I | ST |] |
| CN11 | 8 | 14 | I | ST |] |
| CN12 | 30 | 44 | I | ST | 1 |
| CN13 | 52 | 81 | I | ST | |
| CN14 | 53 | 82 | I | ST | 1 |
| CN15 | 54 | 83 | I | ST | 1 |
| CN16 | 55 | 84 | I | ST | 1 |
| CN17 | 31 | 49 | I | ST | 1 |
| CN18 | 32 | 50 | I | ST | Interrupt-on-Change Inputs |
| CN19 | _ | 80 | I | ST | |
| CN20 | — | 47 | I | ST | |
| CN21 | — | 48 | I | ST | |
| CVREF- | 15 | 28 | I | ANA | Comparator Reference Voltage (Low) Input |
| CVREF+ | 16 | 29 | I | ANA | Comparator Reference Voltage (High) Input |
| CVREFOUT | 23 | 34 | 0 | ANA | Comparator Voltage Reference Output |
| D+ | 37 | 57 | I/O | ANA | USB D+ |
| D- | 36 | 56 | I/O | ANA | USB D- |
| EMUC1 | 15 | 24 | I/O | ST | In-Circuit Emulator Clock Input/Output |
| EMUD1 | 16 | 25 | I/O | ST | In-Circuit Emulator Data Input/Output |
| EMUC2 | 17 | 26 | I/O | ST | In-Circuit Emulator Clock Input/Output |
| EMUD2 | 18 | 27 | I/O | ST | In-Circuit Emulator Data Input/Output |
| ENVREG | 57 | 86 | I | ST | Enable for On-Chip Voltage Regulator |
| IC1 | 42 | 68 | I | ST | Input Capture Inputs |
| IC2 | 43 | 69 | I | ST | 1 |
| IC3 | 44 | 70 | I | ST | 1 |
| IC4 | 45 | 71 | I | ST | 1 |
| IC5 | 52 | 79 | I | ST | 1 |

TABLE 1-5: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – USB (CONTINUED)

ANA = Analog level input/output

```
ST = Schmitt Trigger input buffer
I^2C^{TM} = I^2C/SMBus input buffer
```

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| Pin Number | | | Input | Description |
|------------|--|---|--|--|
| 64-pin | 100-pin | 1/0 | Buffer | Description |
| 46 | 72 | I | ST | External Interrupt Inputs |
| 42 | 18 | Ι | ST | 1 |
| 43 | 19 | Ι | ST | |
| 44 | 66 | I | ST | |
| 45 | 67 | I | ST | |
| 7 | 13 | ļ | ST | Master Clear (Device Reset) Input Bring this line low to cause a Reset. |
| 46 | 72 | 0 | | Output Compare/PWM Outputs |
| 49 | 76 | 0 | — | |
| 50 | 77 | 0 | | |
| 51 | 78 | 0 | _ | 1 |
| 52 | 81 | 0 | — | 1 |
| 17 | 26 | Ι | ST | Output Compare Fault A Input |
| 30 | 44 | Ι | ST | Output Compare Fault B Input |
| 39 | 63 | - | ANA | Main Oscillator Input Connection |
| 40 | 64 | 0 | ANA | Main Oscillator Output Connection |
| 15 | 24 | I/O | ST | In-Circuit Debugger and ICSP™ Programming Clock |
| 16 | 25 | I/O | ST | In-Circuit Debugger and ICSP Programming Data |
| 17 | 26 | I/O | ST | In-Circuit Debugger and ICSP™ Programming Clock |
| 18 | 27 | I/O | ST | In-Circuit Debugger and ICSP Programming Data |
| 30 | 44 | 0 | — | Parallel Master Port Address Latch Enable low-byte (Multiplexed Mater modes) |
| 29 | 43 | 0 | — | Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes) |
| | 64-pin 46 42 43 44 45 7 46 49 50 51 52 17 30 39 40 15 16 17 30 | 64-pin 100-pin 46 72 42 18 43 19 44 66 45 67 7 13 46 72 49 76 50 77 51 78 52 81 17 26 30 44 39 63 40 64 15 24 16 25 17 26 18 27 30 44 | 64-pin100-pin I/O 4672I4218I4319I4466I4567I713I4672O4976O5077O5178O5281O1726I3044I3963I4064O1524I/O1625I/O3044O3044O | 64-pin100-pin VO Input Buffer4672IST4218IST4319IST4466IST4567IST713IST4672O4976O5077O5178O5281O1726IST3044IST3963IANA4064OANA1524I/OST1726I/OST1827I/OST3044O |

TABLE 1-5: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – USB (CONTINUED)

Legend: IIL = IIL input buffer ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus input buffer$

Note:

In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| E | Pin Number | | | Input | _ |
|-----------|------------|---------|-----|--------|---|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| PMA0 | 30 | 44 | 0 | _ | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes) |
| PMA1 | 29 | 43 | 0 | _ | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes) |
| PMA2 | 8 | 14 | 0 | — | Parallel Master Port Address (Demultiplexed Master modes) |
| PMA3 | 6 | 12 | 0 | — | |
| PMA4 | 5 | 11 | 0 | — | |
| PMA5 | 4 | 10 | 0 | — | |
| PMA6 | 16 | 29 | 0 | | |
| PMA7 | 22 | 28 | 0 | | |
| PMA8 | 32 | 50 | 0 | _ | |
| PMA9 | 31 | 49 | 0 | — | |
| PMA10 | 28 | 42 | 0 | - 1 | |
| PMA11 | 27 | 41 | 0 | _ | |
| PMA12 | 24 | 35 | 0 | — | |
| PMA13 | 23 | 34 | 0 | _ | |
| PMA14 | 45 | 71 | 0 | _ | Address bit 14 |
| PMA15 | 44 | 70 | 0 | _ | Address bit 15 |
| PMCS1 | 45 | 71 | 0 | _ | Parallel Master Port Chip Select 1 Strobe |
| PMCS2 | 44 | 70 | 0 | _ | Parallel Master Port Chip Select 2 Strobe |
| PMD0 | 60 | 93 | I/O | ST/TTL | Parallel Master Port Data (Demultiplexed Master mode) or |
| PMD1 | 61 | 94 | I/O | ST/TTL | Address/Data (Multiplexed Master modes) |
| PMD2 | 62 | 98 | I/O | ST/TTL | |
| PMD3 | 63 | 99 | I/O | ST/TTL | |
| PMD4 | 64 | 100 | I/O | ST/TTL | |
| PMD5 | 1 | 3 | I/O | ST/TTL | |
| PMD6 | 2 | 4 | I/O | ST/TTL | |
| PMD7 | 3 | 5 | I/O | ST/TTL | 1 |
| PMD8 | — | 90 | I/O | ST/TTL | 1 |
| PMD9 | _ | 89 | I/O | ST/TTL | 1 |
| PMD10 | — | 88 | I/O | ST/TTL | |
| PMD11 | — | 87 | I/O | ST/TTL | 1 |
| PMD12 | _ | 79 | I/O | ST/TTL | 1 |
| PMD13 | — | 80 | I/O | ST/TTL | 1 |
| PMD14 | — | 83 | I/O | ST/TTL | 1 |
| PMD15 | _ | 84 | I/O | ST/TTL | 1 |
| PMENB | 52 | 81 | 0 | — | Parallel Master Port Enable Strobe (Master mode 1) |
| PMRD | 53 | 82 | 0 | _ | Parallel Master Port Read Strobe (Master mode 2) |
| PMRD/PMWR | 53 | 82 | 0 | — | Parallel Master Port Read/Write Strobe (Master mode 1) |
| PMWR | 52 | 81 | 0 | 1 | Parallel Master Port Write Strobe (Master mode 2) |

| TABLE 1-5: | PIC32MX3XX/4XX PINOUT DESCRIPTIONS – USB (CONTINUED) | |
|------------|--|--|
| | | |

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| TABLE 1-5: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – USB (CONTI |
|--|
|--|

| Europe and a second | Pin Number | | | Input | | Description |
|---------------------|------------|---------|-----|--------|--------------|--|
| Function | 64-pin | 100-pin | I/O | Buffer | | Description |
| RA0 | _ | 17 | I/O | ST | PORTA Digita | al I/O |
| RA1 | _ | 38 | I/O | ST | | On 100-pin devices, JTAG program/debug port is mul |
| RA2 | _ | 58 | I/O | ST | | plexed with port pins RA0, RA1, RA4 and RA5. At Rese |
| RA3 | _ | 59 | I/O | ST | | these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application coordinates application coordinates application coordinates application application coordinates application appl |
| RA4 | _ | 60 | I/O | ST | | must clear JTAGEN (DDPCON<3>) bit = $0.$ To use the |
| RA5 | _ | 61 | I/O | ST | | pins for JTAG program/debug, the user's application |
| RA6 | _ | 91 | I/O | ST | | code must maintain JTAGEN bit = 1. |
| RA7 | _ | 92 | I/O | ST | | On specific 100-pin devices, the instruction TRACE po is multiplexed with PORTA pins RA6, RA7; PORTG pin |
| RA9 | _ | 28 | I/O | ST | | RG12, RG13 and RG14. At Power-on Reset, these pil |
| RA10 | _ | 29 | I/O | ST | 1 | are general purpose I/O pins. To maintain these pins |
| RA14 | _ | 66 | I/O | ST | | general purpose I/O pins, the user's application co |
| RA15 | _ | 67 | I/O | ST | | must maintain TROEN (DDPCON<2>) bit = 0. To us these pins as instruction TRACE pins, TROEN must b set = 1. |
| RB0 | 16 | 25 | I/O | ST | PORTB Digita | al I/O |
| RB1 | 15 | 24 | I/O | ST | Note: | On 64-pin devices, JTAG program/debug port is mul |
| RB2 | 14 | 23 | I/O | ST | | plexed with port pins RB10, RB11, RB12 and RB13. |
| RB3 | 13 | 22 | I/O | ST | | Reset, these pins are controlled by the JTAG port. To u these pins for general purpose I/O, the user's applicati |
| RB4 | 12 | 21 | I/O | ST | | code must clear JTAGEN (DDPCON<3>) bit = $0.$ To us |
| RB5 | 11 | 20 | I/O | ST | | these pins for JTAG program/debug, the user |
| RB6 | 17 | 26 | I/O | ST | | application code must maintain JTAGEN bit = 1. |
| RB7 | 18 | 27 | I/O | ST | | |
| RB8 | 21 | 32 | I/O | ST | | |
| RB9 | 22 | 33 | I/O | ST | | |
| RB10 | 23 | 34 | I/O | ST | 1 | |
| RB11 | 24 | 35 | I/O | ST | | |
| RB12 | 27 | 41 | I/O | ST | 1 | |
| RB13 | 28 | 42 | I/O | ST | | |
| RB14 | 29 | 43 | I/O | ST | | |
| RB15 | 30 | 44 | I/O | ST | | |
| RC1 | — | 6 | I/O | ST | PORTC Digit | al I/O |
| RC2 | — | 7 | I/O | ST | | |
| RC3 | _ | 8 | I/O | ST | | |
| RC4 | _ | 9 | I/O | ST | | |
| RC12 | 39 | 63 | I/O | ST | | |
| RC13 | 47 | 73 | I/O | ST | | |
| RC14 | 48 | 74 | I/O | ST | | |
| RC15 | 40 | 64 | I/O | ST | | |

ANA = Analog level input/output $I^2C^{TM} = I^2C/SMB$ us input buffer Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| E | Pin N | umber | | Input | |
|----------|--------|---------|-----|--------|-------------------|
| Function | 64-pin | 100-pin | I/O | Buffer | Description |
| RD0 | 46 | 72 | I/O | ST | PORTD Digital I/O |
| RD1 | 49 | 76 | I/O | ST | |
| RD2 | 50 | 77 | I/O | ST | |
| RD3 | 51 | 78 | I/O | ST | |
| RD4 | 52 | 81 | I/O | ST | |
| RD5 | 53 | 82 | I/O | ST | 1 |
| RD6 | 54 | 83 | I/O | ST | 1 |
| RD7 | 55 | 84 | I/O | ST | 1 |
| RD8 | 42 | 68 | I/O | ST | |
| RD9 | 43 | 69 | I/O | ST | 1 |
| RD10 | 44 | 70 | I/O | ST | 1 |
| RD11 | 45 | 71 | I/O | ST | |
| RD12 | _ | 79 | I/O | ST | |
| RD13 | _ | 80 | I/O | ST | |
| RD14 | | 47 | I/O | ST | |
| RD15 | _ | 48 | I/O | ST | |
| RE0 | 60 | 93 | I/O | ST | PORTE Digital I/O |
| RE1 | 61 | 94 | I/O | ST | |
| RE2 | 62 | 98 | I/O | ST | 1 |
| RE3 | 63 | 99 | I/O | ST | 1 |
| RE4 | 64 | 100 | I/O | ST | |
| RE5 | 1 | 3 | I/O | ST | 1 |
| RE6 | 2 | 4 | I/O | ST | 1 |
| RE7 | 3 | 5 | I/O | ST | 1 |
| RE8 | _ | 18 | I/O | ST | 1 |
| RE9 | | 19 | I/O | ST | 1 |
| RF0 | 58 | 87 | I/O | ST | PORTF Digital I/O |
| RF1 | 59 | 88 | I/O | ST |] |
| RF2 | _ | 52 | I/O | ST |] |
| RF3 | 33 | 51 | I/O | ST |] |
| RF4 | 31 | 49 | I/O | ST | |
| RF5 | 32 | 50 | I/O | ST | |
| RF8 | _ | 53 | I/O | ST |] |
| RF12 | | 40 | I/O | ST | |
| RF13 | _ | 39 | I/O | ST | 1 |

TABLE 1-5 PIC32MX3XX/4XX PINOUT DESCRIPTIONS - USB (CONTINUED)

Note:

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

ANA = Analog level input/output In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| IABLE 1-5: | Pin Number | | | | CONTINUED) |
|--------------|------------|---------|----------|------------------|--|
| Function | | | I/O | Input Buffer | Description |
| | 64-pin | 100-pin | | Builei | |
| RG0 | | 90 | I/O | ST | PORTG Digital I/O |
| RG1 | — | 89 | I/O | ST | Note: On energific 400 min devices the instruction TDACE ner |
| RG2 | 37 | 57 | I/O | ST | Note: On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins |
| RG3 | 36 | 56 | I/O | ST | RG12, RG13 and RG14. At Power-on Reset, these pins |
| RG6 | 4 | 10 | I/O | ST | are general purpose I/O pins. To maintain these pins as |
| RG7 | 5 | 11 | I/O | ST | general purpose I/O pins, the user's application code |
| RG8 | 6 | 12 | I/O | ST | must maintain TROEN (DDPCON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be |
| RG9 | 8 | 14 | I/O | ST | set = 1. |
| RG12 | — | 96 | I/O | ST | |
| RG13 | _ | 97 | I/O | ST | |
| RG14 | _ | 95 | I/O | ST | |
| RG15 | | 1 | I/O | ST | |
| RTCC | 42 | 68 | 0 | — | Real-Time Clock Alarm Output |
| SCK1 | | 70 | 0 | _ | |
| SCK2 | 4 | 10 | I/O | ST | SPI2 Serial Clock Output |
| SCL1 | 44 | 66 | I/O | l ² C | I2C1 Synchronous Serial Clock Input/Output |
| SCL2 | 32 | 58 | I/O | l ² C | I2C2 Synchronous Serial Clock Input/Output |
| SDA1 | 43 | 67 | I/O | l ² C | I2C1 Data Input/Output |
| SDA2 | 31 | 59 | I/O | I ² C | I2C2 Data Input/Output |
| SDI1 | _ | 9 | I | ST | |
| SDI2 | 5 | 11 | I | ST | SPI2 Serial Data Input |
| SDO1 | _ | 72 | 0 | | |
| SDO2 | 6 | 12 | 0 | | SPI2 Serial Data Output |
| SOSCI | 47 | 73 | 1 | ANA | Secondary Oscillator/Timer1 External Clock Input |
| SOSCO | 48 | 74 | 0 | ANA | Secondary Oscillator/Timer1 External Clock Output |
| SS1 | _ | 69 | I/O | ST | Slave Select Input/Frame Select Output (SPI1) |
| SS2 | 8 | 14 | I/O | ST | Slave Select Input/Frame Select Output (SPI2) |
| T1CK | 48 | 74 | 1/0 I | ST | Timer1 External Clock Input |
| T2CK | -0 | 6 | | ST | Timer2 External Clock Input |
| T3CK | | 7 | | ST | Timer3 External Clock Input |
| T4CK | | 8 | | ST | Timer4 External Clock Input |
| T4CK T5CK | _ | 9 | | ST | Timer5 External Clock Input |
| | | | | | |
| TCK TDI | 27 | 38 | | ST ST | JTAG Test Clock/Programming Clock Input |
| | 28 | 60 | - | | JTAG Test Data/Programming Data Input |
| TDO | 24 | 61 | 0 | | JTAG Test Data Output |
| TMS | 23 | 17 | | ST | JTAG Test Mode Select Input |
| TRCLK | _ | 91 | 0 | — | Trace Clock |
| TRD0 | _ | 97 | 0 | — | Trace Data Bit 0 |
| TRD1 | | 96 | 0 | — | Trace Data Bit 1 |
| TRD2 | _ | 95 | 0 | — | Trace Data Bit 2 |
| TRD3 | | 92 | 0 | — | Trace Data Bit 3 ST = Schmitt Trigger input buffer |

TABLE 1-5: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – USB (CONTINUED)

Legend: TTL = TTL input buffer

ST = Schmitt Trigger input buffer

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus input buffer$

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

| Function | Pin Number | | | Input | |
|----------|------------|-----------------------|-----|--------|---|
| | 64-pin | 100-pin | I/O | Buffer | Description |
| U1CTS | 43 | 47 | I | ST | UART1 Clear to Send Input |
| U1RTS | 49 | 48 | 0 | _ | UART1 Request to Send Output |
| U1RX | 50 | 52 | I | ST | UART1 Receive |
| U1TX | 51 | 53 | 0 | _ | UART1 Transmit Output |
| U2CTS | 21 | 40 | I | ST | UART2 Clear to Send Input |
| U2RTS | 29 | 39 | 0 | — | UART2 Request to Send Output |
| U2RX | 31 | 49 | I | ST | UART 2 Receive Input |
| U2TX | 32 | 50 | 0 | — | UART2 Transmit Output |
| Vdd | 10, 26, 38 | 2, 16, 37, 46, 62 | Р | _ | Positive Supply for Peripheral Digital Logic and I/O pins |
| VDDCAP | 56 | 85 | Р | _ | External Filter Capacitor Connection (regulator enabled) |
| VDDCORE | 56 | 85 | Р | _ | Positive Supply for Microcontroller Core Logic (regulator disabled) |
| VREF- | 15 | 28 | I | ANA | A/D and Comparator Reference Voltage (Low) Input |
| VREF+ | 16 | 29 | I | ANA | A/D and Comparator Reference Voltage (High) Input |
| Vss | 9, 25, 41 | 15, 36, 45, 65, 75 | Р | _ | Ground Reference for Logic and I/O pins |
| VBUS | 34 | 54 | I | ANA | USB Bus Power Monitor |
| VUSB | 35 | 55 | Р | | USB Internal Transceiver Supply |
| VBUSON | 11 | 20 | 0 | | USB Host and OTG Bus Power Control Output |
| USBID | 33 | 51 | I | ST | USB OTG ID Detect |

TABLE 1-5: PIC32MX3XX/4XX PINOUT DESCRIPTIONS – USB (CONTINUED)

Legend: TTL = TTL input buffer

ST = Schmitt Trigger input buffer

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Note: In some cases, I/O pins are multiplexed with more than one peripheral. In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

NOTES:

2.0 PIC32MX MCU

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX Family of devices. It is not intended to be a comprehensive reference source. Refer to the *"PIC32MX Family Reference Manual"* (DS61132) for a detailed description of the PIC32MX mcu. Resources for the MIPS32[®] M4K[®] Processor Core are available at www.mips.com/products/cores/32-bit-cores/ mips32-m4k/#.

The MCU module is the heart of the PIC32MX3XX/4XX Family processor. The MCU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

2.1 Features

- 5-stage pipeline
- · 32-bit Address and Data Paths
- MIPS32 Enhanced Architecture (Release 2)
 - Multiply-Accumulate and Multiply-Subtract Instructions
 - Targeted Multiply Instruction
 - Zero/One Detect Instructions
 - WAIT Instruction
 - Conditional Move Instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions
- MIPS16e[™] Code Compression
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE & RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- Simple Dual Bus Interface
 - Independent 32-bit address and data busses
 - Transactions can be aborted to improve interrupt latency

- Autonomous Multiply/Divide Unit
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (*rs*) sign extension-dependent)
- Power Control
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace
 - Support for single stepping
 - Virtual instruction and data address/value breakpoints
 - PC tracing with trace compression

2.2 Architecture Overview

The PIC32MX3XX/4XX Family core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- Enhanced JTAG (EJTAG) Controller

FIGURE 2-1: MCU BLOCK DIAGRAM


2.2.1 EXECUTION UNIT

The PIC32MX3XX/4XX Family core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and Store Aligner

2.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The PIC32MX3XX/4XX Family core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16bit-wide rs, 15 iterations are skipped, and for a 24-bitwide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 2-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

| TABLE 2-1: | PIC32MX3XX/4XX FAMILY CORE HIGH-PERFORMANCE INTEGER |
|------------|---|
| | MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES |

| Opcode | Operand Size (mul <i>rt</i>) (div <i>rs</i>) | Latency | Repeat Rate |
|-------------------------|--|---------|-------------|
| MULT/MULTU, MADD/MADDU, | 16 bits | 1 | 1 |
| MSUB/MSUBU | 32 bits | 2 | 2 |
| MUL | 16 bits | 2 | 1 |
| | 32 bits | 3 | 2 |
| DIV/DIVU | 8 bits | 12 | 11 |
| | 16 bits | 19 | 18 |
| | 24 bits | 26 | 25 |
| | 32 bits | 33 | 32 |
| | | | |

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the general purpose register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction, required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, multiply-add (MADD) and multiply-subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

2.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user, and debug), and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 2-2.

| Register Number | Register Name | Function |
|--------------------|-------------------------|---|
| 0-6 | Reserved | Reserved in the PIC32MX3XX/4XX Family core |
| 7 | HWREna | Enables access via the RDHWR instruction to selected hardware registers |
| 8 | BadVAddr ⁽¹⁾ | Reports the address for the most recent address-related exception |
| 9 | Count ⁽¹⁾ | Processor cycle count |
| 10 | Reserved | Reserved in the PIC32MX3XX/4XX Family core |
| 11 | Compare ⁽¹⁾ | Timer interrupt control |
| 12 | Status ⁽¹⁾ | Processor status and control |
| 12 | IntCtl ⁽¹⁾ | Interrupt system status and control |
| 12 | SRSCtl ⁽¹⁾ | Shadow register set status and control |
| 12 | SRSMap ⁽¹⁾ | Provides mapping from vectored interrupt to a shadow set |
| 13 | Cause ⁽¹⁾ | Cause of last general exception |
| 14 | EPC ⁽¹⁾ | Program counter at last exception |
| 15 | PRId | Processor identification and revision |
| 15 | EBASE | Exception vector base register |
| 16 | Config | Configuration register |
| 16 | Config1 | Configuration register 1 |
| 16 | Config2 | Configuration register 2 |
| 16 | Config3 | Configuration register 3 |
| 17-22 | Reserved | Reserved in the PIC32MX3XX/4XX Family core |
| 23 | Debug ⁽²⁾ | Debug control and exception status |
| 24 | DEPC ⁽²⁾ | Program counter at last debug exception |
| 25-29 | Reserved | Reserved in the PIC32MX3XX/4XX Family core |
| 30 | ErrorEPC ⁽¹⁾ | Program counter at last error |
| 31 | DESAVE ⁽²⁾ | Debug handler scratchpad register |

TABLE 2-2: COPROCESSOR 0 REGISTERS

Note 1: Registers used in exception processing.

2: Registers used during debug.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events, or program errors. Table 2-3 shows the exception types in order of priority.

| Exception | Description |
|-------------|---|
| Reset | Assertion MCLR or a Power-On Reset (POR) |
| DSS | EJTAG Debug Single Step |
| DINT | EJTAG Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the EjtagBrk bit in the ECR register |
| NMI | Assertion of NMI signal |
| Interrupt | Assertion of unmasked hardware or software interrupt signal |
| DIB | EJTAG debug hardware instruction break matched |
| AdEL | Fetch address alignment error Fetch reference to protected address |
| IBE | Instruction fetch bus error |
| DBp | EJTAG Breakpoint (execution of SDBBP instruction) |
| Sys | Execution of SYSCALL instruction |
| Вр | Execution of BREAK instruction |
| RI | Execution of a Reserved Instruction |
| CpU | Execution of a coprocessor instruction for a coprocessor that is not enabled |
| CEU | Execution of a CorExtend instruction when CorExtend is not enabled |
| Ov | Execution of an arithmetic instruction that overflowed |
| Tr | Execution of a trap (when trap condition is true) |
| DDBL / DDBS | EJTAG Data Address Break (address only) or EJTAG Data Value Break on Store (address + value) |
| AdEL | Load address alignment error Load reference to protected address |
| AdES | Store address alignment error Store to protected address |
| DBE | Load or store bus error |
| DDBL | EJTAG data hardware breakpoint matched in load data compare |

TABLE 2-3: PIC32MX3XX/4XX FAMILY CORE EXCEPTION TYPES

2.2.4 INTERRUPT HANDLING

The PIC32MX3XX/4XX Family core includes support for peripheral interrupts, two software interrupts, and a timer interrupt.

The PIC32MX MCU uses the MIPS External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. This presence of this mode denoted by the VEIC bit in the Config3 register. On the PIC32MX core, the VEIC bit is always set to '1' to indicate the presence of an external interrupt controller.

| Note: | Although EIC mode is designated as |
|-------|---|
| | "External", the interrupt controller is |
| | on-chip. |

The interrupt controller specifies which shadow set should be used upon entry to a particular vector. The shadow registers further improve interrupt latency by avoiding the need to save context when invoking an interrupt handler.

2.2.5 GPR SHADOW REGISTERS

Release 2 of the MIPS32 Architecture optionally removes the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called "shadow sets", and allowing privileged software to associate a shadow set with entry to kernel mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The PIC32MX3XX/4XX Family core implements two sets of registers, the normal GPRs, and one shadow set. This is indicated by the SRSCtl_{HSS} field.

2.3 Modes of Operation

The PIC32MX3XX/4XX Family core supports three modes of operation: user mode, kernel mode and debug mode. User mode is most often used for applications programs. Kernel mode is typically used for handling exceptions and operating system kernel functions, including CP0 management and I/O device accesses. An additional Debug mode is used during system bring-up and software development. Refer to the EJTAG specification for more information on Debug mode.

FIGURE 2-2: PIC32MX3XX/4XX FAMILY CORE VIRTUAL ADDRESS MAP



2.3.1 FIXED MAPPING TRANSLATION

The PIC32MX3XX/4XX Family core provides a simple Fixed Mapping Translation (FMT) mechanism that is smaller and simpler than a full Translation Lookaside Buffer (TLB) found in other MIPS cores. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different segments. Those segments that are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT. Figure 2-3 shows how the FMT is implemented in the PIC32MX core.





In general, the FMT also determines the cacheability of each segment. These attributes are controlled via bits in the Config register. Table 2-4 shows the encoding for the K23 (bits 30:28), KU (bits 27:25), and K0 (bits 2:0) fields of the Config register. The PIC32MX core passes these Config fields to the Prefetch Cache module to determine cacheability of Program Memory Flash accesses. Table 2-5 shows how the cacheability of the virtual address segments is controlled by these fields.

TABLE 2-4:CACHE COHERENCYATTRIBUTES

| Config Register Fields K23, KU, and K0 | Cache Coherency Attribute |
|--|---------------------------|
| 2 | Uncached |
| 3 | Cacheable |

© 2008 Microchip Technology Inc.

In the PIC32MX3XX/4XX Family core, no translation exceptions are taken, although address errors are still possible.

TABLE 2-5: CACHEABILITY OF SEGMENTS WITH FIXED MAPPING TRANSLATION

| Segment | Virtual Address Range | Cacheability |
|------------|--------------------------|---|
| useg/kuseg | 0x0000_0000-0x7FFF_FFFF | Controlled by the KU field (bits 27:25) of the Config register. See Figure 2-4 for mapping. This segment is always uncached when ERL = 1. |
| kseg0 | 0x8000_0000- 0x9FFF_FFFF | Controlled by the K0 field (bits 2:0) of the Config register. See Figure 2-4 for mapping. |
| kseg1 | 0xA000_0000-0xBFFF_FFF | Always uncacheable. |
| kseg2 | 0xC000_0000-0xDFFF_FFFF | Controlled by the K23 field (bits 30:28) of the Config register. See Figure 2-4 for mapping. |
| kseg3 | 0xE000_0000-0xFFFF_FFF | Controlled by the K23 field (bits 30:28) of the Config register. See Figure 2-4 for mapping. |

The FMT performs a simple translation to map from virtual addresses to physical addresses. This mapping is shown in Figure 2-4.

FIGURE 2-4: FMT MEMORY MAP (ERL = 0) IN THE PIC32MX3XX/4XX FAMILY CORE



When ERL = 1, useg and kuseg become unmapped (virtual address is identical to the physical address) and uncached. This behavior is the same as if there was a TLB. This mapping is shown in Figure 2-5.



FIGURE 2-5: PIC32MX3XX/4XX FAMILY CORE FMT MEMORY MAP (ERL = 1)

2.3.2 DUAL INTERNAL BUS INTERFACES

The SRAM interface includes dual instruction and data interfaces.

The dual interface enables independent connection to instruction and data devices. It yields the highest performance, since the pipeline can generate simultaneous I and D requests which are then serviced in parallel.

The internal buses are connected to the Bus Matrix unit, which is a switch fabric that provides this parallel operation.

2.3.3 MIPS16E EXECUTION

When the core is operating in MIPS16e mode, instruction fetches only require 16 bits of data to be returned. For improved efficiency, however, the core will fetch 32 bits of instruction data whenever the address is word-aligned. Thus for sequential MIPS16e code, fetches only occur for every other instruction, resulting in better performance and reduced system power.

2.4 Power Management

The PIC32MX3XX/4XX Family core offers a number of power management features, including low-power design, active power management, and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

2.4.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking power-down mode is through execution of the WAIT instruction. For more information on power management, see Section 23.0 "Power Saving".

2.4.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX3XX/4XX Family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

2.5 EJTAG Debug Support

The PIC32MX3XX/4XX Family core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard user mode and kernel modes of operation, the PIC32MX3XX/4XX Family core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a debug exception return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the PIC32MX3XX/4XX Family core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define what registers are selected and how they are used.

2.5.1 DEBUG REGISTERS

Three debug registers (DEBUG, DEPC, and DESAVE) have been added to the MIPS Coprocessor 0 (CP0) register set. The DEBUG register shows the cause of the debug exception and is used for setting up single-step operations. The DEPC, or Debug Exception Program Counter, register holds the address on which the debug exception was taken. This is used to resume program execution after the debug operation finishes. Finally, the DESAVE, or Debug Exception Save, register enables the saving of general purpose registers used during execution of the debug exception handler.

To exit debug mode, a Debug Exception Return (DERET) instruction is executed. When this instruction is executed, the system exits debug mode, allowing normal execution of application and system code to resume.

2.5.2 EJTAG HARDWARE BREAKPOINTS

There are several types of simple hardware breakpoints defined in the EJTAG specification. These stop the normal operation of the MCU and force the system into debug mode. There are two types of simple hardware breakpoints implemented in the PIC32MX3XX/4XX Family core: Instruction breakpoints and Data breakpoints.

The PIC32MX3XX/4XX Family core has two data and six instruction breakpoints

Instruction breaks occur on instruction fetch operations, and the break is set on the virtual address. A mask can be applied to the virtual address to set breakpoints on a range of instructions.

Data breakpoints occur on load/store transactions. Breakpoints are set on virtual address values, similar to the Instruction breakpoint. Data breakpoints can be set on a load, a store, or both. Data breakpoints can also be set based on the value of the load/store operation. Finally, masks can be applied to both the virtual address and the load/store value.

2.5.3 INSTRUCTION TRACING

The PIC32MX3XX/4XX Family core includes Trace support for real-time tracing of instruction addresses. The trace information is collected in an off-chip memory, for post-capture processing by trace regeneration software.

Off-chip trace memory is accessed through a special trace probe that consists of 4 data pins plus a clock.

2.6 MCU Initialization

Software is required to initialize the following parts of the device after a Reset event:

- General Purpose Registers
- Coprocessor 0 State

2.6.1 GENERAL PURPOSE REGISTERS

The MCU register file powers up in an unknown state with the exception of r0 which is always 0. Initializing the rest of the register file is not required for proper operation of hardware. Depending on the software environment however, several registers may need to be initialized. Some of these are:

- SP Stack Pointer
- GP Global Pointer
- FP Frame Pointer

TABLE 2-6: CP0 INITIALIZATION

2.6.2 COPROCESSOR 0 STATE

Miscellaneous CP0 states need to be initialized prior to leaving the boot code. There are various exceptions which are blocked by ERL = 1 or EXL = 1 and which are not cleared by Reset. These can be cleared to avoid taking spurious exceptions when leaving the boot code.

| CP0 Register | Action |
|------------------------|---|
| Cause | WP (Watch Pending), SW0/1 (Software Interrupts) should be cleared. |
| Config | Typically, the K0, KU and K23 fields should be set to the desired Cache Coherency Algorithm (CCA) value prior to accessing the corresponding memory regions. But in the M4K core, all CCA values are treated identically, so the hardware reset value of these fields need not be modified. |
| Count ⁽¹⁾ | Should be set to a known value if Timer Interrupts are used. |
| Compare ⁽¹⁾ | Should be set to a known value if Timer Interrupts are used. The write to compare will also clear any pending Timer Interrupts (thus, Count should be set before Compare to avoid any unexpected interrupts). |
| Status | Desired state of the device should be set. |
| Other CP0 state | Other registers should be written before they are read. Some registers are not explicitly writable, and are only updated as a by-product of instruction execution or a taken exception. Uninitialized bits should be masked off after reading these registers. |

Note 1: When the Count register is equal to the Compare register, a timer interrupt is signaled. There is a mask bit in the interrupt controller to disable passing this interrupt to the MCU if desired.

2.7 I/O Pin Configuration

The MCU module has EJTAG pins that may be configured as user-available I/O pins. If EJTAG is used for debug, it is important to make sure that software does not clear DDPCON<JTAGEN>.

NOTES:

3.0 INSTRUCTION SET

The PIC32MX3XX/4XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. PIC32MX does not support the following features:

- CoreExtend instructions
- Coprocessor 1 instructions
- Coprocessor 2 instructions

Table 3-1 provides a summary of the instructions that are implemented by the PIC32MX3XX/4XX family core.

Note: Refer to "*MIPS32*[®] Architecture for Programmers Volume II: The MIPS32[®] Instruction Set" at www.mips.com for more information.

| TABLE 3-1: Instruction | Description | Function |
|---------------------------|---|---|
| ADD | Integer Add | Rd = Rs + Rt |
| ADDI | Integer Add Immediate | Rt = Rs + Immed |
| ADDIU | Unsigned Integer Add Immediate | $Rt = Rs +_{TI}$ Immed |
| ADDIUPC | Unsigned Integer Add Immediate to PC (MIPS16e [™] only) | $Rt = PC +_{u} Immed$ |
| ADDU | Unsigned Integer Add | $Rd = Rs +_U Rt$ |
| AND | Logical AND | Rd = Rs & Rt |
| ANDI | Logical AND Immediate | $Rt = Rs \& (0_{16} Immed)$ |
| В | Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset) | PC += (int)offset |
| BAL | Branch and Link (Assembler idiom for: BGEZAL r0, offset) | GPR[31> = PC + 8 PC += (int)offset |
| BEQ | Branch On Equal | if Rs == Rt PC += (int)offset |
| BEQL | Branch On Equal Likely | <pre>if Rs == Rt PC += (int)offset else Ignore Next Instruction</pre> |
| BGEZ | Branch on Greater Than or Equal To Zero | <pre>if !Rs[31> PC += (int)offset</pre> |
| BGEZAL | Branch on Greater Than or Equal To Zero And Link | GPR[31> = PC + 8 if !Rs[31> PC += (int)offset |
| BGEZALL | Branch on Greater Than or Equal To Zero And Link Likely | <pre>GPR[31> = PC + 8 if !Rs[31> PC += (int)offset else Ignore Next Instruction</pre> |
| BGEZL | Branch on Greater Than or Equal To Zero Likely | <pre>if !Rs[31> PC += (int)offset else Ignore Next Instruction</pre> |
| BGTZ | Branch on Greater Than Zero | if !Rs[31> && Rs != 0 PC += (int)offset |
| BGTZL | Branch on Greater Than Zero Likely | <pre>if !Rs[31> && Rs != 0 PC += (int)offset else Ignore Next Instruction</pre> |

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET

| TABLE 3-1: | -1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED) | | |
|-------------|--|---|--|
| Instruction | Description | Function | |
| BLEZ | Branch on Less Than or Equal to Zero | if Rs[31> Rs == 0 PC += (int)offset | |
| BLEZL | Branch on Less Than or Equal to Zero Likely | <pre>if Rs[31> Rs == 0 PC += (int)offset else Ignore Next Instruction</pre> | |
| BLTZ | Branch on Less Than Zero | if Rs[31> PC += (int)offset | |
| BLTZAL | Branch on Less Than Zero And Link | GPR[31> = PC + 8 if Rs[31> PC += (int)offset | |
| BLTZALL | Branch on Less Than Zero And Link Likely | <pre>GPR[31> = PC + 8 if Rs[31> PC += (int)offset else Ignore Next Instruction</pre> | |
| BLTZL | Branch on Less Than Zero Likely | <pre>if Rs[31> PC += (int)offset else Ignore Next Instruction</pre> | |
| BNE | Branch on Not Equal | <pre>if Rs != Rt PC += (int)offset</pre> | |
| BNEL | Branch on Not Equal Likely | if Rs != Rt PC += (int)offset else Ignore Next Instruction | |
| BREAK | Breakpoint | Break Exception | |
| CLO | Count Leading Ones | Rd = NumLeadingOnes(Rs) | |
| CLZ | Count Leading Zeroes | Rd = NumLeadingZeroes(Rs) | |
| COPO | Coprocessor 0 Operation | See Software User's Manual | |
| DERET | Return from Debug Exception | PC = DEPC Exit Debug Mode | |
| DI | Atomically Disable Interrupts | Rt = Status; Status _{IE} = 0 | |
| DIV | Divide | LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt | |
| DIVU | Unsigned Divide | LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt | |
| EHB | Execution Hazard Barrier | Stop instruction execution until execution hazards are cleared | |
| EI | Atomically Enable Interrupts | Rt = Status; Status _{IE} = 1 | |
| ERET | Return from Exception | <pre>if SR[2> PC = ErrorEPC else PC = EPC SR[1> = 0 SR[2> = 0 LL = 0</pre> | |
| EXT | Extract Bit Field | <pre>Rt = ExtractField(Rs, pos, size)</pre> | |

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

| Instruction | Description | Function |
|--------------|--|---|
| INS | Insert Bit Field | <pre>Rt = InsertField(Rs, Rt, pos, size)</pre> |
| J | Unconditional Jump | PC = PC[31:28> offset<<2 |
| JAL | Jump and Link | GPR[31> = PC + 8 PC = PC[31:28> offset<<2 |
| JALR | Jump and Link Register | Rd = PC + 8 PC = Rs |
| JALR.HB | Jump and Link Register with Hazard Barrier | Like JALR, but also clears execution and instruction hazards |
| JALRC | Jump and Link Register Compact – do not execute instruction in jump delay slot (MIPS16e™ only) | Rd = PC + 2 PC = Rs |
| JR | Jump Register | PC = Rs |
| JR.HB | Jump Register with Hazard Barrier | Like JR, but also clears execution and instruction hazards |
| JRC | Jump Register Compact – do not execute instruction in jump delay slot (MIPS16e only) | PC = Rs |
| LB | Load Byte | Rt = (byte)Mem[Rs+offset> |
| LBU | Unsigned Load Byte | <pre>Rt = (ubyte))Mem[Rs+offset></pre> |
| LH | Load Halfword | Rt = (half)Mem[Rs+offset> |
| LHU | Unsigned Load Halfword | Rt = (uhalf)Mem[Rs+offset> |
| LL | Load Linked Word | Rt = Mem[Rs+offset> LL = 1 |
| | | LLAdr = Rs + offset |
| LUI | Load Upper Immediate | Rt = immediate << 16 |
| LW | Load Word | Rt = Mem[Rs+offset> |
| LWPC | Load Word, PC relative | Rt = Mem[PC+offset> |
| LWL | Load Word Left | See Architecture Reference Manual |
| LWR | Load Word Right | See Architecture Reference Manual |
| MADD | Multiply-Add | HI LO += (int)Rs * (int)Rt |
| MADDU | Multiply-Add Unsigned | HI LO += (uns)Rs * (uns)Rt |
| MFC0 | Move From Coprocessor 0 | Rt = CPR[0, Rd, sel> |
| MFHI | Move From HI | Rd = HI |
| MFLO MOVN | Move From LO Move Conditional on Not Zero | Rd = LO if Rt ¼ 0 then |
| MOVZ | Move Conditional on Zero | Rd = Rs if Rt = 0 then Rd = Rs |
| MSUB | Multiply-Subtract | $HI \mid LO -= (int)Rs * (int)Rt$ |
| MSUBU | Multiply-Subtract Unsigned | HI LO $-=$ (uns)Rs * (uns)Rt |
| MTC0 | Move To Coprocessor 0 | CPR[0, n, Sel> = Rt |
| MTHI | Move To HI | HI = Rs |
| MTLO | Move To LO | LO = RS |
| MUL | Multiply with register write | HI LO =Unpredictable Rd = ((int)Rs * (int)Rt) ₃₁₀ |
| MULT | Integer Multiply | HI LO = (int)Rs * (int)Rd |
| MULTU | Unsigned Multiply | HI LO = (uns)Rs * (uns)Rd |

| TABLE 3-1: | PIC32MX3XX/4XX INSTRUCTION SET | (CONTINUED) |
|------------|--------------------------------|-------------|
| | | |

| TABLE 3-1: | PIC32MX3XX/4XX INSTRUCTION SET (CONTIN | JED) | | | |
|-------------|--|--|--|--|--|
| Instruction | Description | Function | | | |
| NOP | No Operation (Assembler idiom for: SLL r0, r0, r0) | | | | |
| NOR | Logical NOR | $Rd = \sim (Rs Rt)$ | | | |
| OR | Logical OR | Rd = Rs Rt | | | |
| ORI | Logical OR Immediate | Rt = Rs Immed | | | |
| RDHWR | Read Hardware Register | Allows unprivileged access to registers | | | |
| | | enabled by HWREna register | | | |
| RDPGPR | Read GPR from Previous Shadow Set | Rt = SGPR[SRSCtl _{PSS} , Rd> | | | |
| RESTORE | Restore registers and deallocate stack frame (MIPS16e [™] only) | See Architecture Reference Manual | | | |
| ROTR | Rotate Word Right | $Rd = Rt_{sa-10} Rt_{31sa}$ | | | |
| ROTRV | Rotate Word Right Variable | $Rd = Rt_{Rs-10} Rt_{31Rs}$ | | | |
| SAVE | Save registers and allocate stack frame (MIPS16e only) | See Architecture Reference Manual | | | |
| SB | Store Byte | (byte)Mem[Rs+offset> = Rt | | | |
| SC | Store Conditional Word | <pre>if LL = 1 mem[Rs+offset> = Rt Rt = LL</pre> | | | |
| SDBBP | Software Debug Break Point | Trap to SW Debug Handler | | | |
| SEB | Sign-Extend Byte | Rd = (byte)Rs | | | |
| SEH | Sign-Extend Half | Rd = (half)Rs | | | |
| SH | Store Half | (half)Mem[Rs+offset> = Rt | | | |
| SLL | Shift Left Logical | Rd = Rt << sa | | | |
| SLLV | Shift Left Logical Variable | Rd = Rt << Rs[4:0> | | | |
| SLT | Set on Less Than | <pre>if (int)Rs < (int)Rt Rd = 1 else Rd = 0</pre> | | | |
| SLTI | Set on Less Than Immediate | <pre>if (int)Rs < (int)Immed Rt = 1 else Rt = 0</pre> | | | |
| SLTIU | Set on Less Than Immediate Unsigned | <pre>if (uns)Rs < (uns)Immed Rt = 1 else Rt = 0</pre> | | | |
| SLTU | Set on Less Than Unsigned | <pre>if (uns)Rs < (uns)Immed Rd = 1 else Rd = 0</pre> | | | |
| SRA | Shift Right Arithmetic | Rd = (int)Rt >> sa | | | |
| SRAV | Shift Right Arithmetic Variable | Rd = (int)Rt >> Rs[4:0> | | | |
| SRL | Shift Right Logical | Rd = (uns)Rt >> sa | | | |
| SRLV | Shift Right Logical Variable | Rd = (uns)Rt >> Rs[4:0> | | | |
| SSNOP | Superscalar Inhibit No Operation | NOP | | | |
| SUB | Integer Subtract | Rt = (int)Rs - (int)Rd | | | |
| SUBU | Unsigned Subtract | Rt = (uns)Rs - (uns)Rd | | | |
| SW | Store Word | Mem[Rs+offset> = Rt | | | |
| SWL | Store Word Left | See Architecture Reference Manual | | | |

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

| Instruction | Description | Function |
|-------------|--|---|
| SWR | Store Word Right | See Architecture Reference Manual |
| SYNC | Synchronize | See Software User's Manual |
| SYSCALL | System Call | SystemCallException |
| TEQ | Trap if Equal | if Rs == Rt TrapException |
| TEQI | Trap if Equal Immediate | <pre>if Rs == (int)Immed TrapException</pre> |
| TGE | Trap if Greater Than or Equal | if (int)Rs >= (int)Rt TrapException |
| TGEI | Trap if Greater Than or Equal Immediate | <pre>if (int)Rs >= (int)Immed TrapException</pre> |
| TGEIU | Trap if Greater Than or Equal Immediate Unsigned | <pre>if (uns)Rs >= (uns)Immed TrapException</pre> |
| TGEU | Trap if Greater Than or Equal Unsigned | if (uns)Rs >= (uns)Rt TrapException |
| TLT | Trap if Less Than | if (int)Rs < (int)Rt TrapException |
| TLTI | Trap if Less Than Immediate | if (int)Rs < (int)Immed TrapException |
| TLTIU | Trap if Less Than Immediate Unsigned | if (uns)Rs < (uns)Immed TrapException |
| TLTU | Trap if Less Than Unsigned | if (uns)Rs < (uns)Rt TrapException |
| TNE | Trap if Not Equal | if Rs != Rt TrapException |
| TNEI | Trap if Not Equal Immediate | if Rs != (int)Immed TrapException |
| WAIT | Wait for Interrupts | Stall until interrupt occurs |
| WRPGPR | Write to GPR in Previous Shadow Set | SGPR[SRSCtl _{PSS} , Rd> = Rt |
| WSBH | Word Swap Bytes Within Halfwords | Rd = Rt ₂₃₁₆ Rt ₃₁₂₄ Rt ₇₀ Rt ₁₅₈ |
| XOR | Exclusive OR | Rd = Rs ^ Rt |
| XORI | Exclusive OR Immediate | Rt = Rs ^ (uns)Immed |
| ZEB | Zero-extend byte (MIPS16e [™] only) | Rt = (ubyte) Rs |
| ZEH | Zero-extend half (MIPS16e only) | Rt = (uhalf) Rs |

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

NOTES:

4.0 OSCILLATORS

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

This section describes the PIC32MX3XX/4XX oscillator system and its operation. The PIC32MX oscillator system has the following modules and features:

- A total of four external and internal oscillator options as clock sources
- On-chip PLL with user-selectable input divider, multiplier, and output divider to boost operating frequency on select internal and external oscillator sources
- On-chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 4-1.





4.1 Control Registers

The Oscillator module consists of the following Special Function Registers (SFRs):

 OSCCON: Control Register for the Oscillator module

OSCCONCLR, OSCCONSET, OSCCONINV: Atomic Bit Manipulation Write-only Registers for OSCCON register

 OSCTUN: FRC Tuning Register for the Oscillator module

OSCTUNCLR, OSCTUNSET, OSCTUNINV: Atomic Bit Manipulation Write-only Registers for OSCTUN register

| Virtual Address | Name | Name | | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/ 4 | Bit 27/19/11/ 3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|---|-------------------|-------------------|-----------------------|-----------------------|-------------------|------------------|------------------|
| BF80_F000 | OSCCON | 31:24 | - | — | PL | LODIV<2:0> | > | | FRCDIV<2:0> | |
| | | 23:16 | _ | SOSCRDY | — | PBDI\ | /<1:0> | F | PLLMULT<2:0> | > |
| | | 15:8 | — | (| COSC<2:0> | | - | | NOSC<2:0> | |
| | | 7:0 | CLKLOCK | ULOCK | LOCK | SLPEN | CF | UFRCEN | SOSCEN | OSWEN |
| BF80_F004 | OSCCONCLR | 31:0 | | Write cl | ears selected | bits in OSC | CON, read y | ields undefine | d value | |
| BF80_F008 | OSCCONSET | 31:0 | | Write s | sets selected b | its in OSCC | ON, read yi | elds undefined | value | |
| BF80_F00C | OSCCONINV | 31:0 | | Write in | verts selected | bits in OSC | CON, read y | yields undefine | d value | |
| BF80_F010 | OSCTUN | 31:24 | _ | - | — | - | _ | - | - | _ |
| | | 23:16 | — | - | — | - | - | - | - | — |
| | | 15:8 | _ | - | — | - | _ | - | - | _ |
| | | 7:0 | — | — | | | Τl | JN<5:0> | | |
| BF80_F014 | OSCTUNCLR | 31:0 | Write clears selected bits in OSCTUN, read yields undefined value | | | | | | | |
| BF80_F018 | OSCTUNSET | 31:0 | Write sets selected bits in OSCTUN, read yields undefined value | | | | | | | |
| BF80_F01C | OSCTUNINV | 31:0 | | Write in | verts selected | bits in OSC | TUN, read y | /ields undefine | d value | |

TABLE 4-1: OSCILLATOR SFR SUMMARY

The Oscillator module also has the following associated bits for interrupt control:

- Interrupt Flag Status bits (IFS1<14>) for Clock Fail FSCMIF in IFS1 Interrupt register
- Interrupt Enable Control bits (IEC1<14>) for Clock Fail FSCMIE in IEC1 Interrupt register
- Interrupt Priority Control bits (FSCMIP<12:10>) for Clock Fail in IPC8 Interrupt register
- Interrupt Subpriority Control bits (FSCMIP<9:8>) for Clock Fail in IPC8 Interrupt register

The following tables provide brief summaries of Oscillator-module-related registers. Corresponding registers appear after the summaries, followed by a detailed description of each register.

TABLE 4-2:WATCHDOG TIMER SFR SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/ 4 | Bit 27/19/11/ 3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|--------|------|-------------------|-------------------|-------------------|-----------------------|-----------------------|-------------------|------------------|------------------|
| BF80_0000 | WDTCON | 15:8 | ON | - | - | | - | | - | _ |

Note 1: This summary table contains partial register definitions that only pertain to the Oscillator peripheral. Refer to the *"PIC32MX Family Reference Manual"* (DS61132) for a detailed description of these registers.

| Virtual Address | Nam | e | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 15:8 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| BF88_1040 | IFS1 | 15:8 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF |
| BF88_1110 | IPC8 | 23:16 | - | _ | — | | FSCMIP<2:0> | | FSCM | S<1:0> |

TABLE 4-3:OSCILLATOR INTERRUPT REGISTER SUMMARY⁽¹⁾

Note 1: This summary table contains partial register definitions that only pertain to the Oscillator peripheral. Refer to the *"PIC32MX Family Reference Manual"* (DS61132) for a detailed description of these registers.

TABLE 4-4: DEVCFG: DEVICE CONFIGURATION REGISTER SUMMARY^(1, 2)

| Virtual Address | Name | e | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|---------|-------|-------------------|-------------------|-------------------|-------------------|-----------------------------|-------------------|------------------|------------------|
| BFC0_2FF8 | DEVCFG1 | 23:16 | FWDTEN | _ | _ | FWDTPS<4:0> | | | | |
| | | 15:8 | FCKS | M<1:0> | FPBDI | V<1:0> | 1:0> — OSCIOFNC POSCMD<1:0> | | | 1D<1:0> |
| | | 7:0 | IESO | _ | FSOSCEN | _ | _ | | FNOSC<2:0> | |
| BFC0_2FF4 | DEVCFG2 | 23:16 | _ | _ | _ | _ | _ | F | PLLODIV<2:0 | > |
| | | 15:8 | FUPLLEN | _ | _ | _ | _ | FUPLLIDIV<2:0> | | |
| | | 7:0 | _ | F | PLLMULT<2:0 | > | _ | I | PLLIDIV<2:0 | > |

Note 1: FUPLLEN and FPLLODIV<2:0> are only available on PIC32MX4XX family variants.

2: This summary table contains partial register definitions that only pertain to the Oscillator peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| — bit 31 | — | | PLLODIV<2:0> | > | | FRCDIV<2:0> | | | |
|-----------|---|---|--------------------------|--------------|--------------|---------------|--------------|--|--|
| | | | | | | 11(001) <2.02 | | | |
| r-x | | | | | | | bit 24 | | |
| r-x | | | | | | | | | |
| | R-0 | r-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | |
| — | SOSCRDY | — | PBDI | /<1:0> | | PLLMULT<2:0> | | | |
| bit 23 | | | | | | | bit 10 | | |
| r-x | R-0 | R-0 | R-0 | r-x | R/W-x | R/W-x | R/W-x | | |
| — | | COSC<2:0> | | | | NOSC<2:0> | | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x | R/W-x | | |
| CLKLOCK | ULOCK | LOCK | SLPEN | CF | UFRCEN | SOSCEN | OSWEN | | |
| bit 7 | | | | • | | | bit (| | |
| | 110 = PLL ou 101 = PLL ou 100 = PLL ou 011 = PLL ou 010 = PLL ou | tput divided by tput divided by tput divided by tput divided by tput divided by tput divided by tput divided by | 64 32 16 8 4 | | | | | | |
| | 000 = PLL ou Note: On R | tput divided by | 1 | to the value | e of the FPL | LODIV config | uration bits | | |
| bit 26-24 | FRCDIV<2:0> 111 = FRC di 110 = FRC di 101 = FRC di 100 = FRC di 011 = FRC di 010 = FRC di | •: Fast Internal vided by 256 vided by 64 vided by 32 vided by 16 vided by 8 vided by 4 vided by 2 (def | RC Clock Divi | der bits | | | | | |
| bit 23 | Reserved: W | rite '0'; ignore i | read | | | | | | |
| bit 22 | Reserved: Write '0'; ignore read SOSCRDY: Secondary Oscillator Ready Indicator bit 1 = Indicates that the Secondary Oscillator is running and is stable | | | | | | | | |
| | | | ither turned off | • | | | | | |

© 2008 Microchip Technology Inc.

| REGISTER 4 | -1: OSCCON: OSCILLATOR CONTROL REGISTER |
|-------------------|---|
| bit 20-19 | PBDIV<1:0>: Peripheral Bus Clock Divisor |
| | 11 = PBCLK is SYSCLK divided by 8 (default) 10 = PBCLK is SYSCLK divided by 4 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1 Note: On Reset these bits are set to the value of the FPBDIV Configuration bits (DEVCFG1<13:12>). |
| bit 18-16 | PLLMULT<2:0>: PLL Multiplier bits |
| | <pre>111 = Clock is multiplied by 24 110 = Clock is multiplied by 21 101 = Clock is multiplied by 20 100 = Clock is multiplied by 19 011 = Clock is multiplied by 18 010 = Clock is multiplied by 17 001 = Clock is multiplied by 16 000 = Clock is multiplied by 15 Note: On Reset these bits are set to the value of the FPLLMULT Configuration bits (DEVCFG2<6:4>).</pre> |
| bit 15 | Reserved: Write '0'; ignore read |
| bit 14-12 | COSC<2:0>: Current Oscillator Selection bits |
| | 111 = Fast Internal RC Oscillator divided by OSCCON<frcdiv> bits</frcdiv> 110 = Fast Internal RC Oscillator divided by 16 101 = Low-Power Internal RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (XT, HS or EC) 001 = Fast RC Oscillator with PLL module divided by 2 (FRCPLL) 000 = Fast RC Oscillator (FRC) Note: On Reset these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>). |
| bit 11 | Reserved: Write '0'; ignore read |
| bit 10-8 | NOSC<2:0>: New Oscillator Selection bits |
| | 111 = Fast Internal RC Oscillator divided by OSCCON<frcdiv> bits</frcdiv> 110 = Fast Internal RC Oscillator divided by 16 101 = Low-Power Internal RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (XT, HS or EC) 001 = Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Fast Internal RC Oscillator (FRC) Note: On Reset these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>). |
| bit 7 | CLKLOCK: Clock Selection Lock Enable bit |
| | If FSCM is enabled (FCKSM1 = 1): 1 = Clock and PLL selections are locked. 0 = Clock and PLL selections are not locked and may be modified If FSCM is disabled (FCKSM1 = 0): Note: Clock and PLL selections are never locked and may be modified. |
| bit 6 | ULOCK: USB PLL Lock Status bit |
| | 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled |
| bit 5 | LOCK: PLL Lock Status bit |
| | 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled |

REGISTER 4-1: OSCCON: OSCILLATOR CONTROL REGISTER

| bit 4 | SLPEN: Sleep Mode Enable bit 1 = Device will enter Sleep mode when a WAIT instruction is executed 0 = Device will enter Idle mode when a WAIT instruction is executed |
|-------|---|
| bit 3 | CF: Clock Fail Detect bit 1 = FSCM (Fail Safe Clock Monitor) has detected a clock failure |
| | 0 = No clock failure has been detected |
| bit 2 | UFRCEN: USB FRC Clock Enable bit |
| | 1 = Enable FRC as the clock source for the USB clock source 0 = Use the primary oscillator or USB PLL as the USB clock source |
| bit 1 | SOSCEN: 32.768 kHz Secondary Oscillator (SOSC) Enable bit |
| | 1 = Enable Secondary Oscillator |
| | 0 = Disable Secondary Oscillator |
| | Note: On Reset these bits are set to the value of the FSOSCEN Configuration bit (DEVCFG1<5>). |
| bit 0 | OSWEN: Oscillator Switch Enable bit |
| | 1 = Initiate an oscillator switch to selection specified by NOSC2:NOSC0 bits 0 = Oscillator switch is complete |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-------------|-------------------------|-------------------|------------------|-------------------|----------------|----------------|-------------|
| 1- A | 1-2 | 1-2 | 1-2 | 1-2 | 1-7 | I-A | I- X |
| | _ | _ | _ | | | | |
| bit 31 | | | | | | | bit 2 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | | — | — | — | — | — |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | | _ | | — | _ | _ |
| bit 15 | | | | | | | bit 8 |
| | | DAVA | D /M/ 0 | D.M. O | D 444 o | D MALO | DAMA |
| r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | _ | | | IUN | <5:0> | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | P = Programn | nable bit | r = Reserved I | oit |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | n) | | |
| bit 31:6 | Becorved: \/ | /rite '0'; ignore | rood | | | | |
| | | - | | | | | |
| bit 5-0 | | RC Oscillator T | - | | | | |
| | 011111 = Ma 011110 = | aximum frequer | icy. | | | | |
| | • | | | | | | |
| | 000001 = 000000 = Ce | enter frequency | . Oscillator run | s at calibrated f | requency. | | |
| | 111111 = • | | | | | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
|--------------|-------------|-------------------------------|---------------------|----------------|----------------|-----------------|--------------|--|--|--|--|
| — | _ | | — | — | _ | _ | — | | | | |
| bit 31 | | | | • | • | • | bit 24 | | | | |
| | | | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
| — | <u> </u> | | | _ | | | _ | | | | |
| bit 23 | | | | | | | bit 16 | | | | |
| | | | | | | | | | | | |
| R/W-0 | r-x | r-x | r-x | r-x | R-1 | R-1 | R-0 | | | | |
| ON | | — | | | | | _ | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| r-x | R-x | R-x | R-x | R-x | R-x | r-0 | R/W-0 | | | | |
| — | | , | WDTPS<4:0> | | | — | WDTCLR | | | | |
| bit 7 | | | | | | | bit (| | | | |
| | | | | | | | | | | | |
| Legend: | | | ., | | | - | | | | | |
| R = Readable | | W = Writable b | | P = Program | | r = Reserved | bit | | | | |
| U = Unimplem | nented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknov | wn) | | | | | | |
| bit 15 | ON: Watchdo | ON: Watchdog Timer Enable bit | | | | | | | | | |
| - | | the WDT if it is n | | the device co | nfiguration | | | | | | |
| | | he WDT if it was | • | | 5 | | | | | | |
| | Notes: A | read of this bit w | vill result in a '1 | ' if the WDT i | s enabled by t | he device confi | iguration or | | | | |

Notes: A read of this bit will result in a '1' if the WDT is enabled by the device configuration or by software.

The LPRC oscillator will automatically be enabled when this bit is set.

Note: Shaded bit names in this register control other PIC32MX3XX/4XX peripherals and are not related to the oscillator.

| REGISTER 4-4: IEC1: INTERRUPT ENABLE CONTROL REGISTER | | | | | | | |
|---|------------|---------------------------------------|-----------------|-----------------|----------------|--------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 |
| | — | — | — | — | — | USBIE | FCEIE |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-0 | r-0 | r-0 | r-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable bit P = Programmable bit | | | r = Reserved b | bit | |
| U = Unimplem | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknowi | n) | | |
| | | | | | | | |

bit 14 FSCMIE: Fail-Safe Clock Monitor Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

Note: Shaded bit names in this Interrupt register control other PIC32MX3XX/4XX peripherals and are not related to the oscillator.

| REGISTER 4 | I-5: IFS1: | INTERRUPT | FLAG STAT | US REGISTE | R | | |
|--------------|------------|---------------------------------------|-----------------|----------------|-----------|----------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 |
| _ | — | — | — | — | — | USBIF | FCEIF |
| bit 31 | • | | | | | | bit 24 |
| | | | | | | | |
| r-0 | r-0 | r-0 | r-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | — | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| bit 7 | • | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bit P = Programmable bit | | | nable bit | r = Reserved b | bit |
| U = Unimplem | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | n) | | |
| | | | | | | | |

bit 14 FSCMIF: Fail-Safe Clock Monitor Interrupt Flag bit

1 = Interrupt request has occured

0 = No interrupt request has occurred

Note: Shaded bit names in this Interrupt register control other PIC32MX3XX/4XX peripherals and are not related to the oscillator.

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------|---|---|----------------|---------------------|-----------|----------------|--------|
| | | — | | DMA0IP<2:0> | | DMA0IS | S<1:0> |
| bit 31 | | • | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | | RTCCIP<2:0> | | RTCCIS | S<1:0> |
| bit 23 | | | | | | | bit 1 |
| | <i>w v</i> | K \ / | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| r-x | r-x | r-x | R/W-U | FSCMIP<2:0> | K/W-U | FSCMIS | |
| bit 15 | _ | _ | | F3CIVIIF<2.0> | | FSCIVIL | bit |
| bit 10 | | | | | | | - Dit |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | _ | | I2C2IP<2:0> | | I2C2IS | <1:0> |
| bit 7 | | • | • | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readat | ole bit | W = Writable | bit | P = Programm | nable bit | r = Reserved b | oit |
| U = Unimple | emented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknowr | า) | | |
| | | | | | | | |
| bit 12-10 | | | ock Monitor In | terrupt Priority bi | its | | |
| | 111 = Interrup 110 = Interrup | | | | | | |
| | 101 = Interrup | | | | | | |
| | 100 = Interrup | | | | | | |
| | 011 = Interrup | | | | | | |
| | 010 = Interrup | | | | | | |
| | | a transformite star A | | | | | |
| | 001 = Interrup | | | | | | |
| | 001 = Interrup 000 = Interrup | | | | | | |
| bit 9-8 | 000 = Interrup | ot is disabled | ock Monitor In | terrupt Subpriori | ty bits | | |
| bit 9-8 | 000 = Interrup FSCMIS<1:0 11 = Interrupt | ot is disabled •: Fail-Safe Cl subpriority is | 3 | terrupt Subpriori | ty bits | | |
| bit 9-8 | 000 = Interrup FSCMIS<1:0 11 = Interrupt 10 = Interrupt | ot is disabled >: Fail-Safe Cl subpriority is subpriority is | 3 2 | terrupt Subpriori | ty bits | | |
| bit 9-8 | 000 = Interrupt FSCMIS<1:0 11 = Interrupt 10 = Interrupt 01 = Interrupt | ot is disabled •: Fail-Safe Cl subpriority is | 3 2 1 | terrupt Subpriori | ty bits | | |

Note: Shaded bit names in this Interrupt register control other PIC32MX3XX/4XX peripherals and are not related to the oscillator.

| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
|---|--|--|--|--|---|-----------------------------------|---------------|
| _ | — | — | | | | _ | _ |
| oit 31 | · | | | | · | | bit 2 |
| | | | | | | | |
| R/P-1 | R/P-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| FWDTEN | — | — | FWDTPS4 | FWDTPS3 | FWDTPS2 | FWDTPS1 | FWDTPS0 |
| bit 23 | | | | | | | bit 1 |
| R/P-1 | R/P-1 | R/P-1 | R/P-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| | SM<1:0> | FPBDI | | | OSCIOFNC | | 1D<1:0> |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R/P-1 | r-1 | R/P-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| IESO | | FSOSCEN | | | FNOSC2 | FNOSC1 | FNOSC0 |
| bit 7 | • | | | • | | | bit |
| | | | | | | | |
| _egend: | | | | | | | |
| R = Readabl | - 1-14 | W = Writable k | hit | P = Programm | nable bit | r = Reserved | bit |
| R = Reauabl | e dit | | 510 | 0 | | | |
| | | | | l', x = Unknow | | | |
| | | | | - | | | |
| U = Unimple | mented bit | | at POR: ('0', '1 | l', x = Unknow | n) | uration bits | |
| U = Unimple | FCKSM<1:0 1x = FSCM a | -n = Bit Value | at POR: ('0', '1 ck Monitor (FS0 hing are disabl | l', x = Unknow CM) and Clock ed | n) | uration bits | |
| U = Unimple | FCKSM<1:0> 1x = FSCM a 01 = Clock S | -n = Bit Value -: Fail-safe Cloc and Clock Switch witching is enab | at POR: ('0', '1 k Monitor (FS) hing are disabl oled, FSCM is o | l', x = Unknow CM) and Clock ed disabled | n) | uration bits | |
| U = Unimple bit 15-14 | FCKSM<1:0 1x = FSCM a 01 = Clock S 00 = Clock S | -n = Bit Value -: Fail-safe Cloc and Clock Switch witching is enab witching and FS | at POR: ('0', '1 ck Monitor (FS0 hing are disabl bled, FSCM is o GCM are enable | l', x = Unknow CM) and Clock ed disabled ed | n) | uration bits | |
| U = Unimple bit 15-14 | FCKSM<1:0 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:0 | -n = Bit Value -: Fail-safe Clock and Clock Switch witching is enable witching and FS -: Peripheral Bu | at POR: ('0', '1 ok Monitor (FSC hing are disabl oled, FSCM is o GCM are enable us Clock diviso | l', x = Unknow CM) and Clock ed disabled ed | n) | uration bits | |
| K = ReadableU = Unimplebit 15-14bit 13-12 | mented bit FCKSM<1:0: 1x = FSCM a 01 = Clock S' 00 = Clock S' FPBDIV<1:0: 11 = PBCLK | -n = Bit Value -: Fail-safe Clock and Clock Switch witching is enable witching and FS -: Peripheral Bu- is SYSCLK divis | at POR: ('0', '1 ok Monitor (FSG hing are disabl bled, FSCM is o CM are enable us Clock diviso ded by 8 | l', x = Unknow CM) and Clock ed disabled ed | n) | uration bits | |
| U = Unimple bit 15-14 | mented bit FCKSM<1:0> 1x = FSCM a 01 = Clock S' 00 = Clock S' FPBDIV<1:0: 11 = PBCLK 10 = PBCLK | -n = Bit Value -r = Bit Value -r Fail-safe Clock and Clock Switch witching is enable witching and FS -: Peripheral Bu is SYSCLK division is SYSCLK division | at POR: ('0', '1 k Monitor (FSG hing are disabl bled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 | l', x = Unknow CM) and Clock ed disabled ed | n) | uration bits | |
| U = Unimple bit 15-14 | mented bit FCKSM<1:0: 1x = FSCM a 01 = Clock S' 00 = Clock S' FPBDIV<1:0: 11 = PBCLK 10 = PBCLK 01 = PBCLK | -n = Bit Value -r = Bit Value | at POR: ('0', '1 k Monitor (FSC hing are disabl bled, FSCM is o CM are enable us Clock diviso ded by 8 ded by 4 ded by 2 | l', x = Unknow CM) and Clock ed disabled ed | n) | uration bits | |
| U = Unimple bit 15-14 bit 13-12 | mented bit FCKSM<1:02 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK | -n = Bit Value -r = Bit Value -r Fail-safe Clock and Clock Switch witching is enable witching and FS -: Peripheral Bu is SYSCLK division is SYSCLK division | at POR: ('0', '1 ck Monitor (FSC hing are disabl bled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 | I', x = Unknow CM) and Clock ed disabled ed r default value | n) | uration bits | |
| U = Unimple bit 15-14 | mented bit FCKSM<1:0: | -n = Bit Value -: Fail-safe Cloc and Clock Switch witching is enab witching and FS -: Peripheral Bu is SYSCLK divid is SYSCLK divid is SYSCLK divid cLKO Enable C | at POR: ('0', '1 ck Monitor (FSC hing are disabled, FSCM is o CCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b | l', x = Unknow CM) and Clock ed disabled ed r default value it | n) Switch Configu | | configured fo |
| U = Unimple bit 15-14 bit 13-12 | mented bit FCKSM<1:0: | -n = Bit Value -r = Bit Value -r Fail-safe Clock and Clock Switch witching is enable witching and FS -: Peripheral Bu is SYSCLK division is SYSCLK division | at POR: ('0', '1 ck Monitor (FSC hing are disabled, FSCM is o CCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCO | l', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary | n) Switch Configu oscillator must | be disabled or | |
| U = Unimple bit 15-14 bit 13-12 | mented bit FCKSM<1:02 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK 01 = CLKO ou the Exter | -n = Bit Value -r = Bit Value | at POR: ('0', '1 ck Monitor (FSC hing are disabled, FSCM is o CCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCO | l', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary | n) Switch Configu oscillator must | be disabled or | |
| U = Unimple bit 15-14 bit 13-12 bit 10 | mented bit FCKSM<1:0: 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:0: 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK OSCIOFNC: 1 = CLKO ou 0 = CLKO ou | -n = Bit Value -r = Bit Value | at POR: ('0', '1 ck Monitor (FSC hing are disabled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCC e (EC) for the C | i', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act | n) Switch Configu oscillator must | be disabled or | |
| U = Unimple bit 15-14 bit 13-12 bit 10 | mented bit FCKSM<1:02 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK OSCIOFNC: 1 = CLKO ou the Exter 0 = CLKO ou POSCMD<1: | -n = Bit Value -n = Bit Value | at POR: ('0', '1 ck Monitor (FSG hing are disabled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCG e (EC) for the C cillator Configu | i', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act | n) Switch Configu oscillator must | be disabled or | |
| U = Unimple bit 15-14 bit 13-12 bit 10 | mented bit FCKSM<1:02 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK OSCIOFNC: 1 = CLKO ou the Exter 0 = CLKO ou POSCMD<1: 11 = Primary 10 = HS mod | -n = Bit Value -r = Bit Value | at POR: ('0', '1 ck Monitor (FSG hing are disabled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCG e (EC) for the C cillator Configu | i', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act | n) Switch Configu oscillator must | be disabled or | |
| <u>J = Unimple</u> bit 15-14 bit 13-12 bit 10 | mented bit FCKSM<1:02 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK OSCIOFNC: 1 = CLKO ou the Exter 0 = CLKO ou POSCMD<1: 11 = Primary 10 = HS mod 01 = XT Mod | -n = Bit Value -r = Bit Value | at POR: ('0', '1 ck Monitor (FSG hing are disabled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCG e (EC) for the C cillator Configu | i', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act | n) Switch Configu oscillator must | be disabled or | |
| J = Unimple Dit 15-14 Dit 13-12 Dit 10 Dit 9-8 | mented bit FCKSM<1:02 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK 00 = PBCLK 01 = PCLKO ou the Exter 0 = CLKO ou POSCMD<1: 11 = Primary 10 = HS mod 01 = XT Mod 00 = EC Mod | -n = Bit Value -n = Bit Value -n = Bit Value -n = Bit Value - N = Bit | at POR: ('0', '1 ck Monitor (FSC hing are disabled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCC e (EC) for the C cillator Configu | I', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act uration bits | n) Switch Configu oscillator must | be disabled or | |
| U = Unimple bit 15-14 bit 13-12 | mented bit FCKSM<1:0: 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:0: 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK 00 = PBCLK 05CIOFNC: 1 = CLKO ou the Exten 0 = CLKO ou POSCMD<1: 11 = Primary 10 = HS mod 01 = XT Mod 00 = EC Mod IESO: Interna | -n = Bit Value -n = Bit Value -n = Bit Value -n = Bit Value | at POR: ('0', '1 k Monitor (FSG hing are disabled oled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 2 ded by 2 ded by 1 Configuration b re on the OSCG cillator Configu- oled | i', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act uration bits | n) Switch Configu oscillator must ive (POSCMD< | be disabled or :1:0> = 11 or = | |
| U = Unimple bit 15-14 bit 13-12 bit 10 bit 9-8 | mented bit FCKSM<1:0: 1x = FSCM a 01 = Clock S 00 = Clock S FPBDIV<1:0: 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK 00 = PBCLK OSCIOFNC: 1 = CLKO ou the Exter 0 = CLKO ou POSCMD<1: 11 = Primary 10 = HS mod 01 = XT Mod 00 = EC Mod IESO: Internal 1 = Internal E | -n = Bit Value -n = Bit Value -n = Bit Value -n = Bit Value | at POR: ('0', '1 k Monitor (FSG hing are disabled led, FSCM is of CM are enabled to Clock divisors ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCG e (EC) for the C cillator Configu- bled k Switchover S witchover mod | I', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act uration bits Select bit de enabled; Tw | n) Switch Configu oscillator must ive (POSCMD< | be disabled or 1:0> = 11 or = | |
| U = Unimple bit 15-14 bit 13-12 bit 10 bit 9-8 bit 7 | mented bit FCKSM<1:0: | -n = Bit Value -r = Bit Value | at POR: ('0', '1 ck Monitor (FSG hing are disabled oled, FSCM is of CM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCG e (EC) for the C cillator Configu- oled k Switchover mod witchover mod | I', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act uration bits Gelect bit de enabled; Tw de disabled; Sir | n) Switch Configu oscillator must ive (POSCMD< | be disabled or 1:0> = 11 or = | |
| U = Unimple bit 15-14 bit 13-12 bit 10 bit 9-8 | mented bit FCKSM<1:0: | -n = Bit Value -n = Bit Value -n = Bit Value -n = Bit Value | at POR: ('0', '1 ck Monitor (FSC hing are disabled, FSCM is o GCM are enable us Clock diviso ded by 8 ded by 4 ded by 2 ded by 1 Configuration b re on the OSCC e (EC) for the C cillator Configu- bled k Switchover mod witchover mod lator Enable bi | I', x = Unknow CM) and Clock ed disabled ed r default value it O pin; primary CLKO to be act uration bits Gelect bit de enabled; Tw de disabled; Sir | n) Switch Configu oscillator must ive (POSCMD< | be disabled or 1:0> = 11 or = | |

REGISTER 4-7: DEVCFG1 BOOT CONFIGURATION REGISTER

- bit 2-0 FNOSC<2:0>: CPU Clock Oscillator Select bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRC Divided by 16 (FRCDIV16)
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL (XTPLL, HSPLL, or ECPLL)
 - 010 = Primary Oscillator without PLL (XT, HS, or EC)
 - 001 = Fast RC Oscillator with PLL
 - 000 = Fast RC Oscillator (FRC)

| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | | |
|-------------|---|--|----------------------------|-------------|-----------|----------------|-------|--|--|
| _ | — | | — | — | _ | — | _ | | |
| bit 31 | | | | | | · · | bit 2 | | |
| | | | | | | | | | |
| r-1 | r-1 | r-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | | |
| — | — | | | — | | FPLLODIV<2:0> | | | |
| bit 23 | | | | | | | bit 1 | | |
| R/P-1 | r-1 | r-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | | |
| FUPLLEN | _ | — | _ | _ | | FUPLLIDIV<2:0 | > | | |
| bit 15 | | 1 | | | | | bit | | |
| | D/D 4 | | | | D/D 4 | | D/D 4 | | |
| r-x | R/P-1 | R/P-1 | R/P-1 | r-x | R/P-1 | R/P-1 | R/P-1 | | |
| | F | PLLMULT<2: | 0> | — | | FPLLIDIV<2:0> | | | |
| bit 7 | | | | | | | bit | | |
| Legend: | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Program | mable bit | r = Reserved b | oit | | |
| U = Unimple | mented bit | -n = Bit Value | e at POR: ('0', ' <i>'</i> | - | | | | | |
| | | | | | | | | | |
| bit 18-16 | | | ostscaler for PL | .L. | | | | | |
| | 111 = PLL output divided by 256 | | | | | | | | |
| | | 110 = PLL output divided by 64 101 = PLL output divided by 32 | | | | | | | |
| | 101 = PLL 00 100 = PLL ou | | | | | | | | |
| | 011 = PLL ou | | | | | | | | |
| | 010 = PLL ou | | | | | | | | |
| | 001 = PLL output divided by 2 | | | | | | | | |
| | | - | y 1 (default sett | ing) | | | | | |
| bit 15 | FUPLLEN: U | | e bit | | | | | | |
| | 00 = Enable USB PLL 00 = Disable and bypass USB PLL | | | | | | | | |
| | | | | | | | | | |
| bit 10-8 | FUPLLIDIV<2 | | It Divider bits | | | | | | |
| | 000 = 1x divid 001 = 2x divid | | | | | | | | |
| | 010 = 3x divid | | | | | | | | |
| | 011 = 4x divid | | | | | | | | |
| | 100 = 5x divider | | | | | | | | |
| | 101 = 6x divider | | | | | | | | |
| | 110 = 10x divider | | | | | | | | |
| | 111 = 12x divider | | | | | | | | |
| bit 6-4 | FPLLMULT<2:0>: Default PLL Multiplier Value bits 111 = 24x multiplier | | | | | | | | |
| | 111 = 24x mu 110 = 21x mu | | | | | | | | |
| | 101 = 20x mu | | | | | | | | |
| | 100 = 19x mu | | | | | | | | |
| | 011 = 18x mu | | | | | | | | |
| | 010 = 17x mu | | | | | | | | |
| | 001 = 16x mu | | | | | | | | |
| | 000 = 15x m u | nupiier | | | | | | | |
| | | | | | | | | | |

REGISTER 4-8: DEVCFG2 BOOT CONFIGURATION REGISTER

bit 2-0 FPLLIDIV<2:0>: Default PLL Input Divider Value bits

- 111 = Divide by 12
- 110 = Divide by 10
- 101 = Divide by 6
- 100 = Divide by 5
- 011 = Divide by 4
- 010 = Divide by 3
- 001 = Divide by 2
- 000 = Divide by 1

4.2 Operation: Clock Generation and Clock Sources

The PIC32MX3XX/4XX device has two internal clocks: CPU clock and PB clock. They are derived from the currently selected clock source. The clock source can be chosen from the 4 available internal or external clock sources. Some of these clock sources have Phase Locked Loops (PLLs), programmable output dividers, or input dividers to scale the input frequency to suit the application. The clock source can be changed on-the-fly by software. The oscillator control register is locked by hardware, it must be unlocked by a series of writes before software can perform a clock switch.

There are three main clocks in the PIC32MX3XX/4XX device:

- The System Clock (SYSCLK) used by CPU and some peripherals
- The Peripheral Bus Clock (PBCLK) used by most peripherals
- The USB Clock (USBCLK) used by USB peripheral

The PIC32MX3XX/4XX clocks are derived from one of the following sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Internal Fast RC Oscillator (FRC)
- Internal Low-Power RC Oscillator (LPRC)

Each of the clock sources has unique configurable options, such as a PLL, input divider and/or output divider, that are detailed in their respective sections.

There are up to four internal clocks, depending on the specific device. The clocks are derived from the currently selected oscillator source.

| Note: | Clock sources for peripherals that use |
|-------|--|
| | external clocks, such as the RTCC and |
| | Timer 1, are covered in their respective |
| | sections. |

4.2.1 SYSTEM CLOCK (SYSCLK) GENERATION

The SYSCLK is the primary clock used by the CPU and select peripherals such as DMA, Interrupt Controller, and Prefetch Cache. The SYSCLK is derived from one of the four clock sources: POSC, SOSC, FRC, or LPRC. Some of the clock sources have specific clock multipliers and/or divider options. No clock scaling is applied other than the user specified values. The SYSCLK source is selected by the device configuration and can be changed by software during operation. The ability to switch clock sources during operation allows the application to reduce power consumption by reducing the clock speed. Refer to Table 4-5 for a list of SYS-CLK sources.

| Oscillator Mode | Oscillator Source | POSCMD<1:0> | FNOSC2: FNOSC0 | Notes |
|---|----------------------|-------------|-------------------|-------|
| Fast RC Oscillator with Postscaler (FRCDIV) | Internal | xx | 111 | 1, 2 |
| Fast RC Oscillator divided by 16 (FRCDIV16) | Internal | xx | 110 | 1 |
| Low-Power RC Oscillator (LPRC) | Internal | xx | 101 | 1 |
| Secondary (Timer1/RTCC) Oscillator (SOSC) | Secondary | xx | 100 | 1 |
| Primary Oscillator (HS) with PLL Module (HSPLL) | Primary | 10 | 011 | 3 |
| Primary Oscillator (XT) with PLL Module (XTPLL) | Primary | 01 | 011 | 3 |
| Primary Oscillator (EC) with PLL Module (ECPLL) | Primary | 00 | 011 | 3 |
| Primary Oscillator (HS) | Primary | 10 | 010 | |
| Primary Oscillator (XT) | Primary | 01 | 010 | |
| Primary Oscillator (EC) | Primary | 00 | 010 | |
| Fast RC Oscillator with PLL Module (FRCPLL) | Internal | 10 | 001 | 1,4 |
| Fast RC Oscillator (FRC) | Internal | xx | 000 | 1 |

TABLE 4-5: CLOCK SELECTION CONFIGURATION BIT VALUES

Note 1: OSCO pin function as PBCLK out or Digital I/O is determined by the OSCIOFNC Configuration bit. When the pin is not required by the Oscillator mode it may be configured for one of these noted options.

2: Default Oscillator mode for an unprogrammed (erased) device.

3: When using the PLL modes the input divider must be chosen such that resulting frequency applied to the PLL is in the range of 4 MHz to 5 MHz.

4: In this mode, the PLL input divider is forced to '2' to provide a 4 MHz input to the PLL. This parameter cannot be modified and satisfies the requirements described in Note 3.
4.2.1.1 Primary Oscillator (POSC)

The POSC has six operating modes, as summarized in Table 4-6. The first three modes can each be combined with a PLL module to form the last three modes. Figure 4-2, Figure 4-3, and Figure 4-4 show various POSC configurations. The primary oscillator is connected to the OSCI and OSCO pins of the device family. The primary oscillator can be configured for an external clock input, or an external crystal or resonator.

The XT, XTPLL, HS, and HSPLL modes are External Crystal or Resonator Controller Oscillator modes. The XT and HS modes are functionally very similar. The primary difference is the gain of the internal inverter of the oscillator circuit (see Figure 4-2). The XT mode is a medium-power, medium-frequency mode and has medium inverter gain. HS mode is higher power and provides the highest oscillator frequencies and has the highest inverter gain. OSCO provides crystal/resonator feedback in both XT and HS Oscillator modes and hence is not available for use as a input or output in these modes. The XTPLL and HSPLL modes have a Phase Locked Loop (PLL) with user selectable input

divider, multiplier, and output divider to provide a wide range of output frequencies. The oscillator circuit will consume more current when the PLL is enabled.

The External Clock modes, EC and ECPLL, allow the system clock to be derived from an external clock source. These modes configure the OSCI pin as a high-impedance input that can be driven by a CMOS driver. The external clock can be used to drive the system clock directly (EC) or the ECPLL module with prescale and postscaler can be used to change the input clock frequency (ECPLL). The External Clock modes also disable the internal feedback buffer, allowing the OSCO pin to be used for other functions. In External Clock mode, the OSCO pin can be used as an additional device I/O pin (see Figure 4-4) or as a PBCLK output pin (see Figure 4-3).

Note: When using PLL modes, the input divider must be chosen such that the resulting frequency applied to the PLL is in the range of 4 MHz to 5 MHz.

TABLE 4-6: PRIMARY OSCILLATOR OPERATING MODES

| Oscillator Mode | Description |
|-----------------|--|
| HS | 10 MHz-40 MHz crystal |
| XT | 3.5 MHz-10 MHz resonator |
| EC | External clock input (0-80 MHz) |
| HSPLL | 10 MHz-40 MHz crystal, PLL enabled |
| XTPLL | 4 MHz-10 MHz resonator, PLL enabled |
| ECPLL | External clock input (5-80 MHz), PLL enabled |

Note: The clock applied to the CPU after applicable prescalers, postscalers, and PLL multipliers must not exceed the maximum allowable processor frequency.

FIGURE 4-2: **CRYSTAL OR CERAMIC RESONATOR OPERATION (XT, XTPLL, HS, OR HSPLL OSCILLATOR MODE)**



3. Refer to the "PIC32MX Family Reference Manual" (DS61132) for help determining the best oscillator components.



4.2.1.2 Primary Oscillator (POSC) Configuration

To configure the POSC, the following steps should be performed:

- Select POSC as the default oscillator in the device Configuration register, DEVCFG1, by setting FNOSC<2:0> = 010, without PLL; or FNOSC<2:0> = 011, with PLL.
- 2. Select the desired mode (HS, XT, or EC), using POSCMD<1:0> in the DEVCFG1 register.
- 3. If the PLL is to be used:
 - a) Select the appropriate Configuration bits for the PLL input divider to scale the input frequency to be between 4 MHz and 5 MHz using FPLLIDIV<2:0> in the DEVCFG2 register.
 - b) Select the desired PLL multiplier ratio using FPLLMULT<2:0> in the DEVCFG2 register.
 - c) At runtime, select the desired PLL output divider using OSCCON<29:27> in the PLLODIV register to provide the desired clock frequency. The default value is set by the DEVCFG1 register.

4.2.1.3 Oscillator Start-up Timer

In order to ensure that a crystal oscillator (or ceramic resonator) has started and stabilized, an Oscillator Start-up Timer (OST) is provided. The OST is a simple 10-bit counter that counts 1024 Tosc cycles before releasing the oscillator clock to the rest of the system. This time-out period is designated as TosT. The amplitude of the oscillator signal must reach the VIL and VIH thresholds for the oscillator pins before the OST can begin to count cycles.

The TOST interval is required every time the oscillator has to restart (i.e., on POR, BOR and wake-up from Sleep mode). The Oscillator Start-up Timer is applied to the XT and HS modes for the primary oscillator, as well as the secondary oscillator, see **Section 4.2.1.5** "**Secondary Oscillator (SOSC)**".

4.2.1.4 System Clock Phase Locked Loop (PLL)

The system clock PLL provides a user configurable input divider, multiplier, and output divider which can be used with the XT, HS and EC Primary Oscillator modes and with the Internal Fast RC Oscillator (FRC) mode to create a variety of clock frequencies from a single clock source.

The Input divider, multiplier, and output divider control initial value bits are contained in the in the DEVCFG2 device Configuration register. The multiplier and output divider bits are also contained in the OSCCON register. As part of a device Reset, values from the device configuration register, DEVCFG2, are copied to the OSCCON register. This allows the user to preset the input divider to provide the appropriate input frequency to the PLL and set an initial PLL multiplier when programming the device. At runtime the multiplier, divider and output divider can be changed by software to scale the clock frequency to suit the application. The PLL input divider cannot be changed at run time. This is to prevent applying an input frequency outside the specified limits to the PLL.

To configure the PLL the following steps are required:

- 1. Calculate the PLL input divider, PLL multiplier, and PLL output divider values.
- Set the PLL input divider and the initial PLL multiplier value in the DEVCFG2 register when programming the part.
- 3. At runtime the PLL multiplier and PLL output divider can be changed to suit the application.

Combinations of PLL input divider, multiplier and output divider provide a combined multiplier of approximately 0.006 to 24 times the input frequency. For reliable operation the output of the PLL module must not exceed the maximum clock frequency of the device. The PLL input divider value should be chosen to limit the input frequency to the PLL to the range of 4 MHz to 5 MHz.

Due to the time required for the PLL to provide a stable output, a Status bit LOCK (OSCCON<5>) is provided. When the clock input to the PLL is changed, this bit is driven low ('0'). After the PLL has achieved a lock or the PLL start-up timer has expired, the bit is set. The bit will be set upon the expiration of the timer even if the PLL has not achieved a lock.

| TABLE 4 | -7: NE | | | | PLL AND | | | ALUES | |
|------------|------------|---------------------------------|------------------|------------------|------------|------------|---------------------------------|------------------|------------------|
| Multiplier | Postscaler | Net Multiplication factor | PLLODIV <2:0> | PLLMULT <2:0> | Multiplier | Postscaler | Net Multiplication factor | PLLODIV <2:0> | PLLMULT <2:0> |
| 15 | 1 | 15 | '000' | '000' | 15 | 16 | .938 | '100' | '000' |
| 16 | 1 | 16 | '000' | '001' | 16 | 16 | 1 | '100' | '001' |
| 17 | 1 | 17 | '000' | '010' | 17 | 16 | 1.063 | '100' | '010' |
| 18 | 1 | 18 | '000' | '011' | 18 | 16 | 1.125 | '100' | '011' |
| 19 | 1 | 19 | '000' | '100' | 19 | 16 | 1.188 | '100' | '100' |
| 20 | 1 | 20 | '000' | '101' | 20 | 16 | 1.250 | '100' | '101' |
| 21 | 1 | 21 | '000' | '110' | 21 | 16 | 1.313 | '100' | '110' |
| 24 | 1 | 24 | '000' | '111' | 24 | 16 | 1.5 | '100' | '111' |
| | | L | | | | | | 1 | |
| 15 | 2 | 7.5 | '001' | '000' | 15 | 32 | .4688 | '101' | '000' |
| 16 | 2 | 8 | '001' | '001' | 16 | 32 | .5 | '101' | '001' |
| 17 | 2 | 8.5 | '001' | '010' | 17 | 32 | .5313 | '101' | '010' |
| 18 | 2 | 9 | '001' | '011' | 18 | 32 | .5625 | '101' | '011' |
| 19 | 2 | 9.5 | '001' | '100' | 19 | 32 | .5938 | '101' | '100' |
| 20 | 2 | 10 | '001' | '101' | 20 | 32 | .6250 | '101' | '101' |
| 21 | 2 | 10.5 | '001' | '110' | 21 | 32 | .6563 | '101' | '110' |
| 24 | 2 | 12 | '001' | '111' | 24 | 32 | .7500 | '101' | '111' |
| | | | | | | | | | |
| 15 | 4 | 3.75 | '010' | '000' | 15 | 64 | .234 | '110' | '000' |
| 16 | 4 | 4 | '010' | '001' | 16 | 64 | .250 | '110' | '001' |
| 17 | 4 | 4.25 | '010' | '010' | 17 | 64 | .266 | '110' | '010' |
| 18 | 4 | 4.5 | '010' | '011' | 18 | 64 | .281 | '110' | '011' |
| 19 | 4 | 4.75 | '010' | '100' | 19 | 64 | .297 | '110' | '100' |
| 20 | 4 | 5 | '010' | '101' | 20 | 64 | .313 | '110' | '101' |
| 21 | 4 | 5.25 | '010' | '110' | 21 | 64 | .328 | '110' | '110' |
| 24 | 4 | 6 | '010' | '111' | 24 | 64 | .375 | '110' | '111' |
| | | | | | | | | | |
| 15 | 8 | 1.875 | '011' | '000' | 15 | 256 | .05859 | '111' | '000' |
| 16 | 8 | 2 | '011' | '001' | 16 | 256 | .06250 | '111' | '001' |
| 17 | 8 | 2.125 | '011' | '010' | 17 | 256 | .06641 | '111' | '010' |
| 18 | 8 | 2.250 | '011' | '011' | 18 | 256 | .07031 | '111' | '011' |
| 19 | 8 | 2.375 | '011' | '100' | 19 | 256 | .07422 | '111' | '100' |
| 20 | 8 | 2.5 | '011' | '101' | 20 | 256 | .07813 | '111' | '101' |
| 21 | 8 | 2.625 | '011' | '110' | 21 | 256 | .08203 | '111' | '110' |
| 24 | 8 | 3 | '011' | '111' | 24 | 256 | .09375 | '111' | '111' |

TABLE 4-7: NET MULTIPLIER OUTPUT FOR SELECTED PLL AND OUTPUT DIVIDER VALUES

4.2.1.4.1 PLL Lock Status

The LOCK bit (OSCCON<5>) is a read-only Status bit that indicates the lock status of the PLL. It is automatically set after the typical time delay for the PLL to achieve lock, also designated as TLOCK. If the PLL does not stabilize properly during start-up, LOCK may not reflect the actual status of PLL lock, nor does it detect when the PLL loses lock during normal operation.

The LOCK bit is cleared at a Power-on Reset and on clock switches when the PLL is selected as a destination clock source. It remains clear when any clock source not using the PLL is selected.

Refer to the Electrical Characteristics section in the specific device data sheet for further information on the PLL lock interval.

4.2.1.4.2 USB PLL Lock Status

The ULOCK bit (OSCCON<6>) is a read-only status bit that indicates the lock status of the USB PLL. It is automatically set after the typical time delay for the PLL to achieve lock, also designated as TLOCK. If the PLL does not stabilize properly during start-up, LOCK may not reflect the actual status of PLL lock, nor does it detect when the PLL loses lock during normal operation.

The ULOCK bit is cleared at a Power-on Reset. It remains clear when any clock source not using the PLL is selected.

Refer to the Electrical Characteristics section in the specific device data sheet for further information on the PLL lock interval.

4.2.1.4.3 Primary Oscillator Start-up from Sleep Mode

To ensure reliable wake-up from Sleep, care must be taken to properly design the primary oscillator circuit. This is because the load capacitors have both partially charged to some quiescent value and phase differential at wake-up is minimal. Thus, more time is required to achieve stable oscillation. Remember also that lowvoltage, high temperatures and the lower frequency clock modes also impose limitations on loop gain, which in turn, affects start-up.

Each of the following factors increases the start-up time:

- Low-frequency design (with a Low Gain Clock mode)
- Quiet environment (such as a battery operated device)
- Operating in a shielded box (away from the noisy RF area)
- Low voltage
- High temperature
- Wake-up from Sleep mode

4.2.1.5 Secondary Oscillator (SOSC)

The Secondary Oscillator (SOSC) is designed specifically for low-power operation with a external 32.768 kHz crystal. The oscillator is located on the SOSCO and SOSCI device pins and serves as a secondary crystal clock source for low-power operation. It can also drive Timer1 and/or the Real-Time Clock/Calendar module for Real-Time Clock applications.

4.2.1.5.1 Enabling the SOSC Oscillator

The SOSC is hardware enabled by the FSOSCEN Configuration bit (DEVCFG1<5>). Once SOSC is enabled, software can control it by modifying SOSCEN bit (OSCCON<1>). Setting SOSCEN enables the oscillator; the SOSCO and SOSCI pins are controlled by the oscillator and cannot be used for port I/O or other functions.

| Note: | An unlock sequence is required before a |
|-------|---|
| | write to OSCCON can occur. Refer to |
| | Section 4.2.6.2 "Oscillator Switching |
| | Sequence" for more information. |

The Secondary Oscillator requires a warm-up period before it can be used as a clock source. When the oscillator is enabled, a warm-up counter increments to 1024. When the counter expires the SOSCRDY (OSCCON<22>) is set to '1'.

4.2.1.5.2 SOSC Continuous Operation

The SOSC is always enabled when SOSCEN (OSCCON<1>) is set. Leaving the oscillator running at all times allows a fast switch to the 32 kHz system clock for lower power operation. Returning to the faster main oscillator will still require an oscillator start-up time if it is a crystal type source and/or uses the PLL.

In addition, the oscillator will need to remain running at all times for Real-Time Clock applications and may be required for Timer1.

EXAMPLE 4-1: ENABLING THE SOSC

```
SYSKEY = 0x12345678;// ensure OSCCON is lockedSYSKEY = 0xAA996655;// Write Key1 to SYSKEYSYSKEY = 0x556699AA;// Write Key2 to SYSKEYOSCCONSET = 2;// make the desired changeOSCCONSET = 2;// request clock switchSYSKEY = 0x12345678;// Write any value other than Key1 or Key2// OSCCON is relocked
```

4.2.1.6 Internal Fast RC Oscillator (FRC)

The FRC oscillator is a fast (8 MHz nominal), user trimmable, internal RC oscillator with user selectable input divider, PLL multiplier, and output divider.

4.2.1.6.1 FRC Postscaler Mode (FRCDIV)

Users are not limited to the nominal 8 MHz FRC output if they wish to use the fast internal oscillator as a clock source. An additional FRC mode, FRCDIV, implements a selectable output divider that allows the choice of a lower clock frequency from 7 different options, plus the direct 8 MHz output. The output divider is configured using the FRCDIV<2:0> bits (OSCCON<26:24>). Assuming a nominal 8 MHz output, available lower frequency options range from 4 MHz (divide-by-2) to 31 kHz (divide-by-256). The range of frequencies allows users the ability to save power at any time in an application by simply changing the FRCDIV bits. The FRCDIV mode is selected whenever the COSC bits (OSCCON<14:12>) are '111'.

4.2.1.6.2 FRC Oscillator with PLL Mode (FRCPLL)

The output of the FRC may also be combined with a user selectable PLL multiplier and output divider to produce a SYSCLK across a wide range of frequencies. The FRC PLL mode is selected whenever the COSC bits (OSCCON<14:12>) are '001'.

| Note: | In this mode, the PLL input divider is | | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|--|
| | forced to '2' to provide a 4 MHz input to the | | | | | | | | | |
| | PLL. This parameter cannot be modified. | | | | | | | | | |

The desired PLL multiplier and output divider values can be chosen to provide the desired device frequency

4.2.1.6.3 Oscillator Tune Register (OSCTUN)

The FRC Oscillator Tuning register OSCTUN allows the user to fine tune the FRC oscillator over a range of approximately $\pm 12\%$ (typical). Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

4.2.1.7 Internal Low-Power RC Oscillator (LPRC)

The LPRC oscillator is separate from the FRC. It oscillates at a nominal frequency of 31.25 kHz. The LPRC oscillator is the clock source for the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail Safe Clock Monitor (FSCM) and PLL reference circuits. It may also be used to provide a low-frequency clock source option for the device in those applications where power consumption is critical, and timing accuracy is not required.

4.2.1.7.1 Enabling the LPRC Oscillator

Since it serves the PWRT clock source, the LPRC oscillator is disabled at Power-on Reset whenever the on-board voltage regulator is enabled. After the PWRT expires, the LPRC oscillator will remain on if any one of the following is true:

- The Fail-Safe Clock Monitor is enabled.
- The WDT is enabled.
- The LPRC oscillator is selected as the system clock (COSC2:COSC0 = 100).

If none of the above is true, the LPRC will shut off after the PWRT expires.

4.2.2 PERIPHERAL BUS CLOCK (PBCLK) GENERATION

The PBCLK is derived from the System Clock (SYS-CLK) divided by PBDIV<1:0> (OSCCON<20:19>). The PBCLK Divisor bits PBDIV<1:0> allow postscalers of 1:1, 1:2, 1:4, and 1:8. Refer to the individual peripheral module section(s) for information regarding which bus a specific peripheral uses.

Notes: When the PBDIV divisor is set to a ratio of '1:1' the SYSCLK and PBCLK are equivalent in frequency. The PBCLK frequency is never greater than the processor clock frequency.

> The effect of changing the PBCLK frequency on individual peripherals should be taken into account when selecting or changing the PBDIV value.

> Performing back-to-back operations on PBCLK peripheral registers when the PB divisor is not set at 1:1 will cause the CPU to stall for a number of cycles. This stall occurs to prevent an operation from occurring before the pervious one has completed. The length of the stall is determined by the ratio of the CPU and PBCLK and synchronizing time between the two busses.

> Changing the PBCLK frequency has no effect on the SYSCLK peripherals operation.

4.2.3 USB Clock (USBCLK) Generation

The USBCLK can be derived from 8 MHz internal FRC oscillator, 48 MHz POSC, or 96 MHz PLL from POSC. For normal operation, the USB module requires exact 48 MHz clock. When using 96 MHz PLL, the output is internally divided to obtain 48 MHz clock. The FRC clock source is used to detect USB activity and bring USB module out of SUSPEND mode. Once USB module is out of SUSPEND mode, it starts using any of two 48 MHz clock sources. The internal FRC oscillator is not used for normal USB module operation.

4.2.3.0.1 USB Clock Phase Locked Loop (UPLL)

The USB clock PLL provides a user configurable input divider which can be used with the XT, HS and EC primary oscillator modes and with the Internal Fast RC Oscillator (FRC) mode to create a variety of clock frequencies from a clock source. The actual source must be able to provide stable clock as required by the USB specifications.

The UPLL enable and Input divider bits are contained in the in the DEVCFG2 device configuration register. The input to the UPLL must be limited to 4 MHz only. Appropriate input divider must be selected to ensure that the UPLL input is 4 MHz.

To configure the UPLL the following steps are required:

- 1. Enable USB PLL by setting FUPLLEN bit in DEVCFG2 register.
- 2. Based on the source clock, calculate the UPLL input divider value such that the PLL input is 4 MHz
- 3. Set the UPLL input divider FUPLLIDIV bits in the DEVCFG2 register when programming the part.

4.2.3.0.2 USB PLL Lock Status

The ULOCK bit (OSCCON<6>) is a read-only status bit that indicates the lock status of the USB PLL. It is automatically set after the typical time delay for the PLL to achieve lock, also designated as T_{ULOCK} . If the PLL does not stabilize properly during start-up, ULOCK may not reflect the actual status of PLL lock, nor does it detect when the PLL loses lock during normal operation.

The ULOCK bit is cleared at a Power-on Reset. It remains clear when any clock source not using the PLL is selected.

Refer to the Electrical Characteristics section in the specific device data sheet for further information on the USB PLL lock interval.

4.2.3.0.3 Using Internal FRC Oscillator with USB

The internal 8 MHz FRC oscillator is available as a clock source to detect any USB activity during USB SUSPEND mode and bring the module out of the SUS-PEND mode. To enable FRC for USB usage, the UFRCEN bit (OSCCON<2>) must be set '1' before putting USB module to SUSPEND mode.

4.2.4 TWO-SPEED START-UP

Two-Speed Start-up mode can be used to reduce the device start-up latency when using all External Crystal POSC modes, including PLL. Two-Speed Start-up uses the FRC clock as the SYSCLK source until the Primary Oscillator (POSC) has stabilized. After the user selected oscillator has stabilized, the clock source will switch to POSC. This allows the CPU to begin running code, at a lower speed, while the oscillator is stabilizing. When the POSC has met the start-up criteria an automatic clock switch occurs to switch to POSC. This mode is enabled by the device Configuration bits FCKSM<1:0> (DEVCFG1<15:14>). Two-Speed Startup operates after a Power-on Reset (POR) or exit from SLEEP. Software can determine the oscillator source currently in use by reading the COSC<2:0> bits in the OSCCON register.

Note: The Watchdog Timer (WDT), if enabled, will continue to count at the same rate regardless of the SYSCLK frequency. Care must be taken to service the WDT during Two-Speed Start-up, taking into account the change in SYSCLK.

4.2.5 FAIL-SAFE CLOCK MONITOR OPERATION

The Fail-Safe Clock Monitor (FSCM) is designed to allow continued device operation if the current oscillator fails. It is intended for use with the Primary Oscillator (POSC) and automatically switches to the FRC oscillator if a POSC failure is detected. The switch to the Fast Internal RC Oscillator (FRC) oscillator allows continued device operation and the ability to retry the POSC or to execute code appropriate for a clock failure.

The FSCM mode is controlled by the FCKSM<1:0> bits in the device Configuration register, DEVCFG1. Any of the POSC modes can be used with FSCM.

When a clock failure is detected with FSCM enabled and the FSCM Interrupt Enable bit FSCMIE (IEC1<14>) set, the clock source will be switched from POSC to FRC. An Oscillator Fail interrupt will be generated, with the CF bit (OSCCON<3>) set. This interrupt has a user-settable priority FSCMIP<2:0> (IPC8<12:10>) and subpriority FSCMIS<1:0> (IPC8<9:8>). The clock source will remain FRC until a device Reset or a clock switch is performed. Failure to enable the FSCM interrupt will not inhibit the actual clock switch. The FSCM module takes the following actions when switching to the FRC oscillator:

- 1. The COSC bits (OSCCON<14:12>) are loaded with '000'.
- 2. The CF OSCCON<3> bit is set to indicate the clock failure
- 3. The OSWEN control bit (OSCCON<0>) is cleared to cancel any pending clock switches.

To enable FSCM the following steps should be performed:

1. Enable the FSCM in the device Configuration register, DEVCFG1, by configuring the FCKSM<1:0> bits to '00'.

01 = Clock Switching is enabled, FSCM is disabled

00 = Clock Switching and FSCM are enabled

- 2. Select the desired mode HS, XT, or EC using FNOSC<2:0> in DEVCFG1.
- Select POSC as the default oscillator in the device Configuration register, DEVCFG1 by configuring FNOSC<2:0> = 010 without PLL or 011 with PLL.

If the PLL is to be used:

- Select the appropriate Configuration bits for the PLL input divider to scale the input frequency to be between 4 MHz and 5 MHz using FPLLIDIV<2:0> (DEVCFG2<2:0>).
- Note: When using FRCPLL mode, the PLL input divider is forced to '2' to provide a 4 MHz input to the PLL. This parameter cannot be modified.
 - 2. Select the desired PLL multiplier using FPLL-MULT<2:0> (DEVCFG2<6:4>).
 - 3. Select the desired PLL output divider using FPLLODIV<2:0> (DEVCFG2<18:16>).

If a FSCM interrupt is desired when a FSCM event occurs, the following steps should be performed during start-up code:

- 1. Clear the FSCM interrupt bit FSCMIF (IFS1<14>).
- 2. Set the Interrupt priority FSCMIP<2:0> (IPC8<12:10>) and subpriority FSCMIS<1:0> (IPC8<9:8>).
- 3. Set the FSCM Interrupt Enable bit FSCMIE (IEC1<14>)

Note: The Watchdog Timer, if enabled, will continue to count at the same rate regardless of the SYSCLK frequency. Care must be taken to service the WDT after a Fail-Safe Clock Monitor event, taking into account the change in SYSCLK.

4.2.5.1 FSCM Delay

On a POR, BOR or wake from Sleep mode event, a nominal delay (TFSCM) may be inserted before the FSCM begins to monitor the system clock source. Refer to **Section 5.0 "Resets"** for FSCM delay timing information.

The TFSCM interval is applied whenever the FSCM is enabled and the HS, HSPLL, XT, XTPLL, or SOSC Oscillator modes are selected as the system clock.

| Note: | Please | refer | to | the | Electrical | | |
|-----------------------|-----------------|-------|--------|-------|------------|--|--|
| | Characteristics | | sectio | on fo | r TFSCM | | |
| specification values. | | | | | | | |

4.2.5.2 FSCM and Slow Oscillator Start-up

A slow oscillator start-up will not generate a FSCM event. The FSCM does not begin monitoring until the source to be monitored is running. If the oscillator does not start-up the device will not run due to the lack of a clock source. To detect the failure and prevent this the user should use Two-Speed Start-Up to allow the device to run using the FRC oscillator while the POSC oscillator starts up. The COSC<2:0> bits can then be polled to test for the clock switch to POSC. Refer to **Section 4.2.4 "Two-Speed Start-up"** for further information.

4.2.5.3 FSCM and Slow Clock Sources

Use of the FSCM with slow clock sources (below 100 kHz) is not recommended. Slow clock sources may cause the FSCM to incorrectly detect a clock failure event.

4.2.5.4 FSCM and WDT

The FSCM and the WDT both use the LPRC oscillator as their time base. In the event of a clock failure, the WDT is unaffected and continues to run.

4.2.6 CLOCK SWITCHING OPERATION

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC32MX3XX/4XX devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD Configuration bits in DEVCFG1. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device. Note: The device does not prevent changing the PLL postscaler or multiplier values on the clock source that is in use. The device will not permit direct switching between PLL clock sources. The user should not change the PLL multiplier values or postscaler values when running from the affected PLL source. To perform either of the above clock switching functions, the clock switch should be performed in two steps. The clock source should first be switched to a non-PLL source, such as FRC, and then switched to the desired source. This requirement only applies to PLL-based clock sources.

4.2.6.1 Enabling Clock Switching

To enable clock switching, the FCKSM1 Configuration bit (DEVCFG1<15>) must be programmed to '0'. If the FCKSM1 Configuration bit is unprogrammed (= 1), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

4.2.6.2 Oscillator Switching Sequence

At a minimum, performing a clock switch requires the following sequence:

- 1. If desired, read the COSC<2:0> bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register. The unlock sequence has critical timing requirements and should be performed with interrupts and DMA disabled.
- Write the appropriate value to the NOSC<2:0> control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.
- 5. Optionally perform the lock sequence to lock the OSCCON. The lock sequence must be performed separately from any other operation.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC<2:0> Status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this

case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the Oscillator Start-up timer (OST) expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC Status bits.
- 4. The old clock source is turned off at this time if the clock is not being used by any modules.

Note: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

The following is a recommended code sequence for a clock switch:

- 1. Disable interrupts and DMA prior to the system unlock sequence.
- 2. Execute the system unlock sequence by writing the Key values of 0xAA996655 and 0x556699AA to the SYSKEY register in two back-to-back assembly or 'C' instructions.
- 3. Write the new oscillator source value to the NOSC control bits.
- 4. Set the OSWEN bit in the OSCCON register to initiate the clock switch.
- Write a non-key value (such as 0x12345678) to the SYSKEY register to perform a lock. Continue to execute code that is not clock-sensitive (optional).
- 6. Check to see if OSWEN is '0'. If it is, the switch was successful. Loop until the bit is '0'.
- 7. Re-enable interrupts and DMA.

Notes: There are no timing requirements for the steps other than the initial back-to-back writing of the Key values to perform the unlock sequence. The unlock sequence unlocks all registers that are secured by the lock function. It is recommended that amount to time is the

system is unlock is kept to a minimum. The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 4-2.

4.2.6.3 Clock Switching Considerations

When incorporating clock switching into an application, users should keep certain things in mind when designing their code.

- The SYSLOCK unlock sequence is timing critical. The two Key values must be written back-to-back with no in-between peripheral register access. To prevent unintended peripheral register accesses, it is recommended that all interrupts and DMA transfers are disabled.
- The system will not relock automatically. The user should perform the relock sequence as soon after the clock switch as is possible.
- The unlock sequence unlocks other registers such as the those related to Real-Time Clock control.
- If the destination clock source is a crystal oscillator, the clock switch time will be dictated by the oscillator start-up time.
- If the new clock source does not start, or is not present, the OSWEN bit will remain set.
- A clock switch to a different frequency will affect the clocks to peripherals. Peripherals may require reconfiguration to continue operation at the same rate as they did before the clock switch occurred.
- If the new clock source uses the PLL, a clock switch will not occur until lock has been achieved.
- If the WDT is used, care must be taken to ensure it can be serviced in a timely manner at the new clock rate.
 - Note: The application should not attempt to switch to a clock with a frequency lower than 100 kHz when the Fail-Safe Clock Monitor is enabled. Clock switching in these instances may generate a false oscillator fail event and result in a switch to the Internal Fast RC oscillator.
 - Note: The device does not prevent changing the PLL postscaler or multiplier values on the clock source that is in use. The device will not permit direct switching between PLL clock sources. The user should not change the PLL multiplier values or postscaler values when running from the affected PLL source. To perform either of the above clock switching functions, the clock switch should be performed in two steps. The clock source should first be switched to a non-PLL source, such as FRC, and then switched to the desired source. This requirement only applies to PLL-based clock sources.

EXAMPLE 4-2: PERFORMING A CLOCK SWITCH

// note: clock switching must be enabled in the device configuration SYSKEY = 0×0 ; // write invalid key to force lock SYSKEY = 0xAA996655;// Write Keyl to SYSKEY SYSKEY = 0x556699AA;// Write Key2 to SYSKEY // OSCCON is now unlocked // make the desired change OSCCONCLR = 7 << 8;// clear the clock select bits OSCCONSET = 7 << 8; // set the new clock source to FRC OSCCONSET = 1;// request clock switch // Relock the SYSKEY SYSKEY = $0 \times 0;$ // Write any value other than Keyl or Key2 // OSCCON is relocked

4.2.6.4 Entering Sleep Mode During a Clock Switch

If the device enters Sleep mode during a clock switch operation, the clock switch operation is aborted. The processor keeps the old clock selection and the OSWEN bit (OSCCON<0>) is cleared. The WAIT instruction is then executed normally.

4.2.6.5 SOSC Control

The SOSC can be used by modules, as well as the CPU. Therefore, the SOSC is controlled by a combination of software and hardware. Setting the SOSCEN bit (OSCCON<1>) to a '1' enables the SOSC. The SOSC is disabled when it is not being used by the CPU module and the SOSCEN bit is '0'. If the SOSC is being used as SYSCLK, such as after a clock switch, it cannot be disabled by writing to the SOSCEN bit. If the SOSC is enabled by the SOSCEN bit, it will continue to operate when the device is in SLEEP. To prevent inadvertent clock changes the OSCCON register is locked. It must be unlocked prior to software enabling or disabling the SOSC.

4.3 Input/Output Pins

The pins used by the POSC and SOSC are shared by other peripherals modules. Table shows the function of these shared pins in the available oscillator modes. When the pins are not used by a oscillator they are available for use as general I/O pins or by use by a peripheral sharing the pin.

| Pin Name | Clock Mode | Configuration Bit Fleld ⁽¹⁾ | TRIS | Pin Type |
|----------|-------------------------------------|--|--------|-----------|
| OSCI | HS, HSPLL, XT, XTPLL | COSC<2:0>, POSCMD<1:0> | Х | OSC |
| OSCO | HS, HSPLL, XT, XTPLL | COSC<2:0>, POSCMD | Х | OSC |
| OSCI | EC, ECPLL | COSC<2:0>, POSCMD | Х | CLOCK IN |
| OSCO | EC, ECPLL | COSC<2:0>, POSCMD, OSCOFNC | Х | PBCLK OUT |
| OSCO | EC, ECPLL | COSC<2:0>, POSCMD, OSCOFNC | Input | Input |
| OSCO | EC, ECPLL | COSC<2:0>, POSCMD, OSCOFNC | OUTPUT | Ουτρυτ |
| N/A | FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC | COSC<2:0> | Х | GPIO |
| N/A | FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC | COSC<2:0> | Х | GPIO |
| N/A | FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC | COSC<2:0> | Х | GPIO |
| N/A | FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC | COSC<2:0> | Х | GPIO |
| SOSCI | SOSC | COSC<2:0> | Х | OSC |
| SOSCO | SOSC | COSC<2:0> | Х | OSC |

TABLE 4-8: CONFIGURATION OF PINS ASSOCIATED WITH THE OSCILLATOR MODULE

Note 1: During device start-up, the device oscillator configuration data is copied from device configuration to COSC.

4.3.1 OSCI AND OSCO PIN FUNCTIONS IN NON-EXTERNAL OSCILLATOR MODES

When the primary oscillator (POSC) on OSCI and OSCO is not configured as a clock source the OSCI pin is automatically reconfigured as a digital I/O. In this configuration, as well as when the primary oscillator is configured for EC mode (POSCMD1:POSCMD0 = 00), the OSCO pin can also be configured as a digital I/O by programming the OSCIOFCN Configuration bit.

When OSCIOFCN is unprogrammed ('1'), a PBCLK is available on OSCO for testing or synchronization purposes. With OSCIOFCN programmed ('0'), the OSCO pin becomes a general purpose I/O pin. In both of these configurations, the feedback device between OSCI and OSCO is turned off to save current.

4.3.2 SOSCI AND SOCI PIN FUNCTIONS IN NON-EXTERNAL OSCILLATOR MODES

When the secondary oscillator (SOSC) on SOSCI and SOSCO pin is not configured as a clock source the pins are automatically reconfigured as a digital I/O.

5.0 RESETS

| Note: | This data sheet summarizes the features of | | | | | | | |
|-------|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | |
| | detailed description of this peripheral. | | | | | | | |

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Master Clear Reset Pin
- SWR: Software Reset
- WDTR: Watchdog Timer Reset
- BOR: Brown-out Reset
- CMR: Configuration Mismatch Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.





5.1 Reset Registers

TABLE 5-1: RESET SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | | | | | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|-------------------|---|-----------------|--|-----------------|-------------------|------------------|------------------|
| BF80_F600 | RCON | 31:24 | — | 30/22/14/6 29/2 SWR Write clea Write set | | _ | — | _ | _ | — |
| | | 23:16 | _ | — | _ | _ | — | _ | _ | — |
| | | 15:8 | — | _ | — | — | — | _ | CMR | VREGS |
| | | 7:0 | EXTR | SWR | — | WDTO | SLEEP | IDLE | BOR | POR |
| BF80_F604 | RCONCLR | 31:0 | | Write clears selected bits in RCON, read yields undefined value | | | | | | |
| BF80_F608 | RCONSET | 31:0 | | Write sets selected bits in RCON, read yields undefined value | | | | | | |
| BF80_F60C | RCONINV | 31:0 | | Writ | e inverts selec | cted bits in RC | ON, read yield | ls undefined va | alue | |
| BF80_F610 | RSWRST | 31:24 | _ | — | _ | _ | — | _ | _ | — |
| | | 23:16 | — | _ | _ | 15 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/ | — | — | | |
| | | 15:8 | — | _ | _ | _ | — | _ | — | — |
| | | 7:0 | _ | — | _ | _ | — | _ | _ | SWRST |
| BF80_F614 | RSWRSTCLR | 31:0 | | Write | clears selecte | ed bits in RSW | RST, read yie | ds undefined | value | • |
| BF80_F618 | RSWRSTSET | 31:0 | | Writ | e sets selecte | d bits in RSWF | RST, read yield | ls undefined v | alue | |
| BF80_F61C | RSWRSTINV | 31:0 | | Write | inverts select | ed bits in RSW | /RST, read yie | lds undefined | value | |

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
|-------------|-----------------|--|------------------------------------|-------------------|-----------------|-------------------|--------------|--|--|--|--|
| _ | _ | | _ | _ | | _ | | | | | |
| it 31 | | | | | | | bit 2 | | | | |
| | | | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
| — | _ | | — | — | | — | | | | | |
| oit 23 | | | | | | | bit ' | | | | |
| r-x | r-x | r-x | r-x | r-x | r-0 | R/W-0 | R/W-0 | | | | |
| _ | | | | _ | | CMR | VREGS | | | | |
| oit 15 | | | | | | • | bit | | | | |
| | | | | | | | | | | | |
| R/W-0 | R/W-0 | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | | | | |
| EXTR | SWR | | WDTO | SLEEP | IDLE | BOR | POR | | | | |
| oit 7 | | | | | | | bit | | | | |
| | | | | | | | | | | | |
| .egend: | | | | | | | | | | | |
| R = Readab | | W = Writable | | P = Programm | | r = Reserved | bit | | | | |
| J = Unimple | emented bit | -n = Bit Valu | e at POR: ('0', '1 | l', x = Unknowr | ו) | | | | | | |
| | _ | | | | | | | | | | |
| oit 31-10 | | rite '0'; ignore | | | | | | | | | |
| oit 9 | | uration Misma | | | | | | | | | |
| | | | ch Reset has or ch Reset has no | | | | | | | | |
| | • | | lware, it can onl | | 0) in software. | | | | | | |
| oit 8 | | | Standby Enable | | , | | | | | | |
| | 1 = Regulator | will be active | | | | | | | | | |
| oit 7 | - | | - | | | | | | | | |
| IL 7 | | EXTR: External Reset (MCLR) Pin Flag bit | | | | | | | | | |
| | | 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred | | | | | | | | | |
| | Note: This b | it is set in hard | lware, it can onl | y be cleared (= | 0) in software. | | | | | | |
| oit 6 | | re Reset Flag | | | | | | | | | |
| | | 1 = A Software Reset was executed 0 = A Software Reset was not executed | | | | | | | | | |
| | | | lware, it can onl | v be cleared (= | 0) in software | | | | | | |
| oit 5 | | /rite '0'; ignore | | y bo oloaloa (= | o) in contraro. | | | | | | |
| oit 4 | | - | me-out Flag bit | | | | | | | | |
| | | e-out has occu | - | | | | | | | | |
| | | e-out has not o | | | | | | | | | |
| | Note: This b | it is set in hard | lware, it can onl | y be cleared (= | 0) in software. | | | | | | |
| oit 3 | | e From Sleep | - | | | | | | | | |
| | | as in Sleep me | | | | | | | | | |
| | | as not in Slee it is set in hare | o mode Iware, it can onl | v be cleared (= | 0) in software | | | | | | |
| Note 1: | User must clear | | | | o, in conward. | | | | | | |
| | BOR is also set | | | | | | | | | | |
| ۷. | | | 011100001. | | | | | | | | |
| 2. | The RCON flag | nite only serve | as statue hite C | etting a particul | ar Reset status | s hit in software | will not cou | | | | |

REGISTER 5-1: RCON: RESET CONTROL REGISTER⁽³⁾ (CONTINUED)

bit 2 IDLE: Wake-up From Idle Flag bit

Device was in Idle mode
Device was not in Idle mode
Device was not in Idle mode
Note: This bit is set in hardware, it can only be cleared (= 0) in software.

bit 1 BOR: Brown-out Reset Flag bit^(1,2)

A Brown-out Reset has occurred.
A Brown-out Reset has not occurred
Note: This bit is set in hardware, it can only be cleared (= 0) in software.

bit 0 POR: Power-on Reset Flag bit⁽¹⁾

A Power-on Reset has not occurred
A Power-on Reset has not occurred
A Power-on Reset has not occurred
Note: This bit is set in hardware, it can only be cleared (= 0) in software.

Note 1: User must clear this bit to view next detection.

- 2: BOR is also set after a Power-on Reset.
- **3:** The RCON flag bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

| REGISTER 5-2: RSWRST: SOFTWARE RESET REGISTER | | | | | | | | | |
|---|---|----------------|-----------------|-----------------|-----|-----|----------|--|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| | | — | — | — | _ | — | — | | |
| bit 31 | | | | | | | bit 24 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| | _ | <u> </u> | <u> </u> | <u> </u> | _ | | <u> </u> | | |
| bit 23 | | | | | | | bit 16 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| | | — | | | — | — | — | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | W-0 | | |
| | | — | — | — | — | — | SWRST | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | R = Readable bit W = Writable bit P = Programmable bit r = Reserved | | r = Reserved | bit | | | | | |
| U = Unimplem | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknowi | n) | | | | |

bit 31-1 **Reserved:** Write '0'; ignore read

SWRST: Software Reset Trigger bit

1 = Enable software Reset event

0 = Has no effect

bit 0

Note: The system unlock sequence must be performed before the SWRST bit can be written. A read must follow the write of this bit to generate a Reset.

5.2 Reset Modes

The PIC32MX3XX/4XX internal device Reset signal is SYSRST and can be generated from multiple Reset sources, such as <u>POR</u> (Power-on Reset), BOR (Brown-out Reset), MCLR (Master Clear Reset), WDTO (Watchdog Time-out Reset), SWR (Software Reset) and CMR (Configuration Mismatch Reset). A Reset source sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A system Reset is active at first the POR and asserted until device configuration settings are loaded and the clock oscillator sources become stable. The system Reset is then deasserted allowing the CPU to start fetching code after 8 system clock cycles (SYS-CLK).

5.2.1 POWER-ON RESET (POR)

A power-on event generates an internal Power-On Reset pulse when a VDD rise is detected above VPOR. The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR pulse. In particular, VDD must fall below VPOR before a new POR is initiated. For more information on the VPOR and VDD rise rate specifications, refer to **Section 30.0 "Electrical Characteristics"** of this device family data sheet.

5.2.2 MCLR RESET (EXTR)

Whenever the MCLR pin is driven low, the device asynchronously asserts SYSRST provided the input pulse on MCLR is longer than a certain minimum width, as specified in **Section 30.0** "**Electrical Characteristics**" of this device family data sheet.

MCLR provides a filter to minimize the effects of noise and to avoid unwanted Reset conditions. The EXTR bit (RCON<7>) is set to indicate the MCLR Reset.

5.2.3 SOFTWARE RESET (SWR)

The PIC32MX3XX/4XX CPU core doesn't provide a specific RESET "instruction"; however, a hardware Reset can be performed in software (Software Reset) by executing a Software Reset command sequence:

- Write the system unlock sequence
- Set bit, SWRST (RSWRST<0>) = 1
- Read RSWRST register Reset occurs
- Follow with "while(1);" or 4 "NOP" instructions

Writing a '1' to the RSWRST register sets bit SWRST, arming the Software Reset. The subsequent read of the RSWRST register triggers the Software Reset, which should occur on the next clock cycle following the read operation. To ensure no other user code is executed before the Reset event occurs, it is recommended that 4 'NOP' instructions or a "while(1);" statement be placed after the READ instruction.

The SWR Status bit (RCON<6>) is set to indicate the Software Reset.

EXAMPLE 5-1: SOFTWARE RESET COMMAND SEQUENCE

```
/* The following code illustrates a software Reset */
// assume interrupts are disabled
// assume the DMA controller is suspended
// assume the device is locked
/* perform a system unlock sequence */
// starting critical sequence
SYSKEY = 0x12345678; //write invalid key to force lock
SYSKEY = 0xAA996655 //write key1 to SYSKEY
SYSKEY = 0x556699AA //write key2 to SYSKEY
// OSCCON is now unlocked
/* set SWRST bit to arm reset */
RSWRSTSET = 1;
/* read RSWRST register to trigger reset */
unsigned int dummy;
dummy = RSWRST;
/* prevent any unwanted code execution until reset occurs*/
```

5.2.4 WATCHDOG TIMER TIME-OUT RESET (WDTR)

A Watchdog Timer time-out causes the device Reset, SYSRST, to be asserted asynchronously. Note that a WDT time-out during SLEEP or IDLE mode will wake-up the processor and branch to the PIC32MX3XX/4XX Reset vector, but not reset the processor. The only bits affected are WDTO and the SLEEP or IDLE bits in the RCON register. For more information, refer to **Section 26.0 "Watchdog Timer"**.

Note: In this document, a distinction is made between a power mode as it is used in a specific module, and a power mode as it is used by the device, e.g., Sleep mode of the comparator and SLEEP mode of the CPU. To indicate which type of power mode is intended, uppercase and lowercase letters (Sleep, Idle, Debug) signify a module power mode, and all uppercase letters (SLEEP, IDLE, DEBUG) signify a device power mode.

5.2.5 BROWN-OUT RESET (BOR)

PIC32MX3XX/4XX devices have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). Refer to **Section 30.2 "AC Characteristics and Timing Param**eters" for further details.

5.2.6 CONFIGURATION MISMATCH RESET

To maintain the integrity of the stored configuration values, all device Configuration bits are implemented as a complementary set of register bits. For each bit, as the actual value of the register is written as '1', a complementary value, '0', is stored into its corresponding background register and vice versa. The bit pairs are compared every time, including Sleep mode. During this comparison, if the Configuration bit values are not found opposite to each other, a Configuration Mismatch event is generated which causes a device Reset.

If a device Reset occurs as a result of a Configuration Mismatch, the CM bit (RCON<9>) is set.

5.3 Reset States

5.3.1 SPECIAL FUNCTION REGISTER RESET STATES

Most of the Special Function Registers (SFRs) associated with the PIC32MX3XX/4XX CPU and peripherals are reset to a particular value at a device Reset. Refer to the corresponding data sheet section for a peripheral's SFR details. The Reset value for each SFR will depend on the type of Reset.

5.3.2 CONFIGURATION WORD REGISTER RESET STATES

All Reset conditions force the Flash Configuration Word registers to be re-loaded. However, a POR forces Flash Configuration Word registers to be reset prior to being reloaded. For all other Reset conditions, the Flash Configuration Word registers are not reset prior to being re-loaded. This difference accommodates MCLR assertions during Debug mode without affecting the state of the debug operations.

5.3.3 RCON REGISTER STATES

Status bits from the RCON register are set or cleared differently in different Reset situations, as indicated in Table 5-2. The RCON bits only serve as status bits. The user may set or clear any of the bits at any time during code execution. Setting a particular Reset bit in software will not cause a device Reset to occur. The RCON register also has other bits associated with the Watchdog Timer and device power-saving states.

| TABLE 5-2: | STATUS BITS, INITIALIZATION CONDITION FOR RCON REGISTER |
|------------|---|
|------------|---|

| Condition | Program Counter | EXTR | SWR | WDTO | SLEEP | IDLE | CM | BOR | POR |
|---|-----------------------|------|-----|------|--------------|--------------|----|-----|-----|
| Power-on Reset | 0xBFC0_0000 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| Brown-out Reset | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| MCLR During Run Mode | | 1 | u | u | u | u | u | u | u |
| MCLR During Idle Mode | | 1 | u | u | u | 1 (2) | u | u | u |
| MCLR During Sleep Mode | | 1 | u | u | 1 (2) | u | u | u | u |
| Software Reset Command | | u | 1 | u | u | u | u | u | u |
| Configuration Word Mismatch Reset | | u | u | u | u | u | 1 | u | u |
| WDT Time-out Reset During Run Mode | | u | u | 1 | u | u | u | u | u |
| WDT Time-out Reset During Idle Mode | | u | u | 1 | u | 1 (2) | u | u | u |
| WDT Time-out Reset During Sleep Mode | | u | u | 1 | 1 (2) | u | u | u | u |
| Interrupt Exit from Idle Mode | Vector ⁽¹⁾ | u | u | 0 | u | 1 (2) | u | u | u |
| Interrupt Exit from Sleep Mode | | u | u | 0 | 1 (2) | u | u | u | u |

Legend: u = unchanged

- **Note 1:** Depends on Interrupt source.
 - 2: SLEEP and IDLE bits states defined by previously executed WAIT instruction.

5.4 Using the RCON Status Bits

The user can read the RCON register after any device Reset to determine the cause of the Reset. The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

TABLE 5-3:RESET FLAG BIT OPERATION

| Flag Bit | Set by: | Cleared by: |
|-----------------|------------------------|-------------------------|
| POR (RCON<0>) | POR | User Software |
| BOR (RCON<1>) | POR, BOR | User Software |
| EXTR (RCON<7>) | MCLR Reset | User Software, POR, BOR |
| SWR (RCON<6>) | Software Reset Command | User Software, POR, BOR |
| CMR (RCON<9> | Configuration Mismatch | User Software, POR, BOR |
| WDTO (RCON<4>) | WDT Time-Out | User Software, POR, BOR |
| SLEEP (RCON<3>) | WAIT Instruction | User Software, POR, BOR |
| IDLE (RCON<2>) | WAIT Instruction | User Software, POR, BOR |

Note: All Reset flag bits may be set or cleared by the user software.

5.4.1 DEVICE RESET TO CODE EXECUTION START TIME

The delay between the end of a Reset event and when the device actually begins to execute code is determined by two main factors: the type of Reset and the system clock source coming out of the Reset. The code execution start time for various types of device Resets are characterized in Section 30.2 "AC Characteristics and Timing Parameters".

| Reset Type | Clock Source | Power-Up Delay ⁽¹⁾⁽²⁾⁽³⁾ | System Clock Delay ⁽⁴⁾⁽⁵⁾ | FSCM Delay ⁽⁶⁾ |
|-------------------------|-----------------------|-------------------------------------|---|---------------------------|
| POR | EC, FRC, FRCDIV, LPRC | (Tpu or Tpwrt) + Tsysdly | — | Ι |
| | ECPLL, FRCPLL | (TPU OR TPWRT) + TSYSDLY | TLOCK | TFSCM |
| | XT, HS, SOSC | (TPU OR TPWRT) + TSYSDLY | Tost | TFSCM |
| | XTPLL, HSPLL | (TPU OR TPWRT) + TSYSDLY | TOST + TLOCK | TFSCM |
| BOR | EC, FRC, FRCDIV, LPRC | TSYSDLY | — | _ |
| | ECPLL, FRCPLL | TSYSDLY | TLOCK | TFSCM |
| | XT, HS, SOSC | TSYSDLY | Тоѕт | TFSCM |
| | XTPLL | TSYSDLY | TOST + TLOCK | TFSCM |
| MCLR, CMR, SWR, WDTO | Any Clock | TSYSDLY | | _ |

TABLE 5-4: CODE EXECUTION START TIME FOR VARIOUS DEVICE RESETS

Note 1: TPU = Power-up Period with on-chip regulator enabled.

- **2:** TPWRT = Power-up Period (POWER-UP TIMER) with on-chip regulator disabled.
- **3:** TSYSDLY = Time required to reload Device Configuration Fuses plus 8 SYSCLK cycles.
- 4: TOST = Oscillator Start-up Timer.
- **5:** TLOCK = PLL lock time.
- 6: TFSCM = Fail-Safe Clock Monitor delay.

Note: For parameter specifications, see Section 30.2 "AC Characteristics and Timing Parameters."

5.5 Interrupts

There are no interrupts for this module.

5.6 I/O Pin Control

There are not I/O pin controls associated with this module.

6.0 MEMORY ORGANIZATION

| Note: | This data sheet summarizes the features of | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | | | |
| | detailed description of this peripheral. | | | | | | | | | |

PIC32MX3XX/4XX microcontrollers provides 4 GB of unified virtual memory address space. All memory regions including program, data memory, SFRs, and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX3XX/4XX to execute from data memory.

Key Features:

- 32-bit native data width
- Separate User and Kernel mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code.
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable and non-cacheable address regions

6.1 PIC32MX3XX/4XX Memory Layout

PIC32MX3XX/4XX microcontrollers implement two address spaces: Virtual and Physical. All hardware resources such as program memory, data memory and peripherals are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by peripherals such as DMA and Flash controller that access memory independently of CPU.

The entire 4 GB virtual address space is divided into two primary regions – user and kernel space. The lower 2 GB of space forms the User mode segment, called useg/kuseg. The upper 2 GB of virtual address space forms the kernel-only space. The kernel space is divided into four segments of 512 MB each: kseg 0, kseg 1, kseg 2 and kseg 3. Only Kernel mode applications can access kernel space memory. The peripheral registers are only visible through kernel space.

The Fixed Mapping Translation (FMT) unit translates the memory segments into corresponding physical address regions. A virtual memory segment may also be cached, provided the cache module is available on the device. Please note that the kseg 1 memory segment is not cacheable, while kseg 0 and useg/kuseg are cacheable.





6.2 Bus Matrix Registers

TABLE 6-1: BUS MATRIX REGISTER SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------------|------------------|--------------|-------------------|---|-------------------|--------------------|-------------------|-------------------|------------------|------------------|--|
| BF88_2000 | BMXCON | 31:24 | — | - | - | — | — | BMX- CHEDMA | — | | |
| | | 23:16 | — | — | - | BMXERRIXI | BMXERRICD | BMX- ERRDMA | BMXERRDS | BMXERRIS | |
| | | 15:8 | — | | _ | — | — | — | | | |
| | | 7:0 | — | BMXWSDRM | - | — | — | | BMXARB<2:0> | | |
| BF88_2004 | BMXCON- CLR | 31:0 | | Write | e clears select | ed bits in BMX | CON, read yield | ds undefined v | value | | |
| BF88_2008 | BMXCON- SET | 31:0 | | Write sets selected bits in BMXCON, read yields undefined value | | | | | | | |
| BF88_200C | BMXCON- INV | 31:0 | | Write inverts selected bits in BMXCON, read yields undefined value | | | | | | | |
| BF88_2010 | BMXDKPBA | 31:24 | — | — | _ | — | — | _ | — | _ | |
| | | 23:16 | — | — | — | — | — | _ | — | _ | |
| | | 15:8 | | | | BMXDKP | BA<15:8> | | | | |
| | | 7:0 | | | | | PBA<7:0> | | | | |
| BF88_2014 | BMX- DKPBACLR | 31:0 | | Write clears selected bits in BMXDKPBA, read yields undefined value | | | | | | | |
| BF88_2018 | BMX- DKPBASET | 31:0 | | Write sets selected bits in BMXDKPBA, read yields undefined value | | | | | | | |
| BF88_201C | BMX DKPBAINV | 31:0 | | Write | inverts selecte | d bits in BMXD | OKPBA, read yie | elds undefined | l value | | |
| BF88_2020 | BMXDUDBA | 31:24 | — | — | - | — | — | — | | - | |
| | | 23:16 | — | — | — | — | — | — | _ | _ | |
| | | 15:8 | | | | |)BA<15:8> | | | | |
| | | 7:0 | | | | BMXDU | DBA<7:0> | | | | |
| BF88_2024 | BMX- DUDBACLR | 31:0 | | Write clears selected bits in BMXDUDBA, read yields undefined value | | | | | | | |
| BF88_2028 | BMX- DUDBASET | 31:0 | | Write | sets selected | bits in BMXDU | JDBA, read yiel | ds undefined | value | | |
| BF88_202C | BMX- DUDBAINV | 31:0 | | Write i | nverts selecte | d bits in BMXD | UDBA, read yi | elds undefined | d value | | |
| BF88_2030 | BMX | 31:24 | — | — | _ | — | — | — | — | _ | |
| | DUPBA | 23:16 | — | | _ | — | — | — | _ | _ | |
| | | 15:8 | | | | BMXDUP | 'BA<15:8> | | | | |
| | | 7:0 | | | | BMXDU | PBA<7:0> | | | | |
| BF88_2034 | BMX DUPBACLR | 31:0 | | Write | clears selecte | d bits in BMXD | UPBA, read yie | elds undefined | l value | | |
| BF88_2038 | BMX DUPBASET | 31:0 | | Write | sets selected | bits in BMXDU | JPBA, read yiel | ds undefined | value | | |
| BF88_203C | BMX DUPBAINV | 31:0 | | Write | inverts selecte | d bits in BMXD | OUPBA, read yie | elds undefined | d value | | |
| BF88_2040 | BMXDRMSZ | 31:24 | | | | BMXDRM | SZ<31:24> | | | | |
| | | 23:16 | | | | BMXDRM | SZ<23:16> | | | | |
| | | 15:8 | | | | BMXDRM | 1SZ<15:8> | | | | |
| | | 7:0 | | | | BMXDRM | /ISZ<7:0> | | | | |
| BF88_2050 | BMXPUPBA | 31:24 | — | — | | — | — | _ | — | - | |
| | | 23:16 | — | _ | | _ | | BMXPUP | BA<19:16> | | |
| | | 15:8 | | | | BMXPUP | BA<15:8> | | | | |
| | | 7:0 | | | | BMXPUF | PBA<7:0> | | | | |
| BF88_2060 | BMXPFMSZ | 31:24 | | | | BMXPFM | SZ<31:24> | | | | |
| | | 23:16 | | | | BMXPFM | SZ<23:16> | | | | |
| | | 15:8 | | | | | ISZ<15:8> | | | | |
| | | | | | | | | | | | |
| | | 7:0 | | | | BIVIXPEN | /152<7:0> | | | | |
| BF88 2070 | BMX- | 7:0 31:24 | | | | BMXPFN | | | | | |
| BF88_2070 | BMX- BOOTSZ | 31:24 | | | | BMXBOOT | SZ<31:24> | | | | |
| BF88_2070 | | | | | | BMXBOOT BMXBOOT | | | | | |

| r-x | r-x | r-x | r-x | r-x | R/W-0 | r-x | r-x |
|--|---|--|--|--|---|--|---|
| _ | — | — | — | _ | BMX- CHEDMA | — | - |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| _ | — | — | BMXERRIXI | BMXER- RICD | BMX- ERRDMA | BMX- ERRDS | BMXERRIS |
| bit 23 | | | | | | | bit 16 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | _ | - | | | | _ | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| r-x | R/W-1 | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 |
| — | BMXWS- DRM | — | — | _ | E | 3MXARB<2:0 | > |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| · | mented bit | | ue at POR: ('0', '1' | - | mable bit vn) | r = Reserved | |
| J = Unimpler bit 31-27 | mented bit Reserved: Wr | | ue at POR: ('0', '1' | - | | T = Reserved | |
| · | Reserved: Wr BMXCHEDMA | ite '0'; ignore | ue at POR: ('0', '1' e read Cacheability for I | ', x = Unknow | vn) es bit | | |
| bit 31-27 | Reserved: Wr BMXCHEDMA 1 = Enable pro | ite '0'; ignor A: BMX PFM ogram Flash | ue at POR: ('0', '1' e read Cacheability for I memory (data) ca | , x = Unknow DMA Accesse acheability for | vn) es bit | | |
| bit 31-27 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires c 0 = Disable pr | ite '0'; ignore A: BMX PFM ogram Flash ache to have ogram Flash | ue at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca | ", x = Unknow DMA Accesse acheability for abled) acheability fo | vn) es bit ⁻ DMA accesses r DMA accesses | s | |
| bit 31-27 bit 26 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st | ite '0'; ignoro A: BMX PFM ogram Flash cache to have ogram Flash ill read from | ue at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi | ", x = Unknow DMA Accesse acheability for abled) acheability fo | vn) es bit ⁻ DMA accesses r DMA accesses | s | |
| bit 31-27 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires c 0 = Disable pr (hits are st Reserved: Wr | ite '0'; ignore A: BMX PFM ogram Flash ache to have ogram Flash ill read from ill read from | ue at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi | ", x = Unknow DMA Accesse acheability for abled) acheability fo | vn) es bit ⁻ DMA accesses r DMA accesses | s | |
| bit 31-27 bit 26 bit 25-21 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu | ite '0'; ignoro A: BMX PFM ogram Flash cache to have ogram Flash ill read from tite '0'; ignoro Enable Bus I s error excep | ue at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) c the cache, but mi e read | ", x = Unknow DMA Accesse acheability for abled) acheability for sses do not u | vn) es bit ⁻ DMA accesses r DMA accesses update the cache accesses initiate | s e) d from IXI sha | ared bus |
| bit 31-27 bit 26 bit 25-21 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu | ite '0'; ignoro A: BMX PFM ogram Flash cache to have ogram Flash ill read from rite '0'; ignoro Enable Bus I s error excep is error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit potions for unmapp | DMA Accesse acheability for abled) acheability fo sses do not u | vn) - DMA accesses r DMA accesses ipdate the cache accesses initiate accesses initiate | s e) d from IXI sha | ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu | ite '0'; ignoro bgram Flash ache to have ogram Flash ill read from tite '0'; ignoro Enable Bus l s error excep s error excep Enable Bus s error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit ptions for unmapp ptions for unmapp | DMA Accesse acheability for abled) acheability for sses do not u ped address a bed address a bebug Unit bit bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate | s e) d from IXI sha ed from IXI sh d from ICD | ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu | ite '0'; ignoro A: BMX PFM ogram Flash cache to have ogram Flash ill read from rite '0'; ignoro Enable Bus I s error excep s error excep s error excep s error excep s error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit ptions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp | DMA Accesse acheability for abled) acheability for sses do not u ped address a bed address a bebug Unit bit bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate | s e) d from IXI sha ed from IXI sh d from ICD | ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 bit 19 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu 0 = Disable bu BMXERRDMA 1 = Enable bu | ite '0'; ignoro A: BMX PFM ogram Flash cache to have ogram Flash ill read from rite '0'; ignoro Enable Bus I s error excep is error excep is error excep is error excep as error excep s error excep as error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit ptions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp | 2, x = Unknow DMA Accesse acheability for abled) acheability for sses do not u bed address a bebug Unit bit bed address a bed address a bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate accesses initiate | s s e) d from IXI sha ed from IXI sh d from ICD ed from ICD d from DMA | ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 bit 19 bit 18 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu | ite '0'; ignoro bgram Flash cache to have ogram Flash ill read from tite '0'; ignoro Enable Bus s error excep s error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) c the cache, but mi e read Error from IXI bit otions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp from DMA bit otions for unmapp | 2, x = Unknow DMA Accesse acheability for abled) acheability for asses do not u bed address a bed address a bed address a bed address a bed address a bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate accesses initiate accesses initiate | s e) d from IXI sha ed from IXI sh d from ICD ed from ICD d from DMA ed from DMA | ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 bit 19 bit 18 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu 0 = Disable bu BMXERRDMA 1 = Enable bu 0 = Disable bu 1 = Enable bu | ite '0'; ignoro A: BMX PFM ogram Flash cache to have ogram Flash ill read from rite '0'; ignoro Enable Bus I s error excep is error excep is error excep is error excep is error excep is error excep s error excep s error excep s error excep s error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit otions for unmapp ptions for unmapp ptions for unmapp from DMA bit otions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp | 2, x = Unknow DMA Accesse acheability for abled) acheability for abled) acheability for sses do not u bed address a bed address a | vn) es bit DMA accesses r DMA accesses pdate the cache accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate | s s e) d from IXI sh ed from IXI sh ed from ICD ed from ICD d from DMA ed from DMA ed from DMA ode) d from CPU c | ared bus ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 bit 19 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu 0 = Disable bu BMXERRDMA 1 = Enable bu 0 = Disable bu 0 = Disable bu 0 = Disable bu 0 = Disable bu | ite '0'; ignoro A: BMX PFM bgram Flash cache to have ogram Flash ill read from rite '0'; ignoro Enable Bus l s error excep is error excep is error excep is error excep is error excep is error excep us error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit otions for unmapp ptions for unmapp ptions for unmapp from DMA bit otions for unmapp ptions for unmapp ptions for unmapp ptions for unmapp | 2, x = Unknow DMA Accesse acheability for abled) acheability for abled) acheability for sses do not u ped address a bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate accesses initiate | d from IXI sha ed from IXI sha ed from IXI sh d from ICD ed from ICD d from DMA ed from DMA ode) d from CPU o ed from CPU o | ared bus ared bus |
| bit 31-27 bit 26 bit 25-21 bit 20 bit 19 bit 18 bit 17 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu 0 = Disable bu BMXERRDMA 1 = Enable bu 0 = Disable bu BMXERRDS: 1 = Enable bu 0 = Disable bu | ite '0'; ignore A: BMX PFM ogram Flash cache to have ogram Flash ill read from tite '0'; ignore Enable Bus Is error excep Is error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit otions for unmapp ptions for unmapp ptions for unmapp from DMA bit otions for unmapp ptions for unmapp | DMA Accesse acheability for abled) acheability for abled) acheability for sses do not u bed address a bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate | s s e) d from IXI sha ed from IXI sh ed from ICD ed from DMA ed from DMA ed from DMA iode) d from CPU o ed from CPU o ug mode) | ared bus ared bus data access data access |
| it 31-27 it 26 it 25-21 it 20 it 19 it 18 it 17 | Reserved: Wr BMXCHEDMA 1 = Enable pro (requires of 0 = Disable pr (hits are st Reserved: Wr BMXERRIXI: 1 = Enable bu 0 = Disable bu BMXERRICD: 1 = Enable bu 0 = Disable bu BMXERRDMA 1 = Enable bu 0 = Disable bu BMXERRDS: 1 = Enable bu 0 = Disable bu BMXERRIS: E 1 = Enable bu | ite '0'; ignore A: BMX PFM ogram Flash iache to have ogram Flash ill read from tite '0'; ignore Enable Bus I s error excep is error excep | e at POR: ('0', '1' e read Cacheability for I memory (data) ca e data caching en memory (data) ca the cache, but mi e read Error from IXI bit otions for unmapp ptions for unmapp | DMA Accesse acheability for abled) acheability for abled) acheability for sses do not u bed address a bed address a | vn) es bit DMA accesses r DMA accesses update the cache accesses initiate accesses initiate | d from IXI sha ed from IXI sha ed from ICD ed from ICD ed from DMA ed from DMA ed from CPU of ed from CPU of ug mode) iated from C | ared bus ared bus data access data access PU instructio |

REGISTER 6-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER (CONTINUED)

- BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
 - 1 = Data RAM accesses from CPU have one Wait state for address setup
 - 0 = Data RAM accesses from CPU have zero Wait states for address setup
- bit 5-3 **Reserved:** Write '0'; ignore read

bit 6

- bit 2-0 BMXARB<2:0>: Bus Matrix Arbitration Mode bits
 - 111...011 = Reserved (using these Configuration modes will produce undefined behavior)
 - 010 = Arbitration Mode 2
 - 001 = Arbitration Mode 1
 - 000 = Arbitration Mode 0
- Note: For detailed descriptions of the arbitration modes, refer to the 'PIC32MX Family Reference Manual, Chapter 3. Memory Organization, Section 3.5 Bus Matrix' (DS61132).

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-------------|-------------|----------------------|------------------|----------------|----------------|--------------------|--------|
| — | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | _ | — | — | — | — | — | _ |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 |
| | | | BMXDKPE | 3A<15:8> | | | |
| bit 15 | | | | | | | bit |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | BMXDKPI | BA<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable b | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', '′ | l', x = Unknow | /n) | | |
| | | | | | | | |
| bit 31-16 | Reserved: W | /rite '0'; ignore re | ead | | | | |
| bit 15-11 | BMXDKPBA | <15:11>: DRM ł | Kernel Program | m Base Addres | ss bits | | |
| | When non-ze | ro, this value se | lects the relati | ve base addre | ess for kernel | program space in R | AM |
| bit 10-0 | BMXDKPBA | <10:0>: Read-C | only bits | | | | |
| | | | ces 2 KB incre | | | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-------------|--------------|----------------------|-----------------|----------------|-----------|----------------------|--------|
| _ | _ | — | _ | — | _ | — | _ |
| bit 31 | | | | • | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | _ | | | — | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 |
| | | | BMXDUDE | 3A<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | BMXDUD | BA<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable b | bit | P = Programr | mable bit | r = Reserved bit | |
| U = Unimple | emented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | 'n) | | |
| bit 31-16 | Becorved: \A | /rite '0'; ignore re | ad | | | | |
| bit 15-11 | | <15:11>: DRM | | o Addroop bita | | | |
| | | | | | | ada data anaga in D | A.N.4 |
| | | | | | | node data space in R | AIVI |
| | | non-zero, the va | - | | AURPDA. | | |
| bit 10-0 | BWIYDODBA | <10:0>: Read-C | DITS | | | | |

Value is always '0', which forces 2 KB increments

| REGISTER | 6-4: BMXI | OUPBA: DATA | RAM USER | PROGRAM | BASE ADD | RESS REGISTER | R |
|-------------|---------------|---------------------|-----------------|----------------|-----------|--------------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | _ | — | — |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | _ | — | — | — | — | _ |
| bit 23 | | · | • | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 |
| | | | BMXDUP | 3A<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | BMXDUP | BA<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| | December de l | | | | | | |
| bit 31-16 | | Write '0'; ignore r | | - | | | |
| bit 15-11 | | A<15:11>: DRM | - | | | | |
| | | | | | | node program space | in RAM |
| | | non-zero, BMXI | | e greater than | BMXDUDBA | ۸. | |
| bit 10-0 | BMXDUPB | A<10:0>: Read-0 | Only bits | | | | |
| | | ovo (o' which for | and 2 KD in ar | monto | | | |

Value is always '0', which forces 2 KB increments

| R | R | R | R | R | R | R | R |
|-----------------|---|----------------|---------------|--------------|-----------|------------------|--------|
| | | | BMXDRM | SZ<31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R | R | R | R | R | R | R | R |
| | | | BMXDRM | SZ<23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R | R | R | R | R | R | R | R |
| ĸ | ĸ | ĸ | | | ĸ | ĸ | ĸ |
| | | | BMXDRN | /ISZ<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R | R | R | R | R | R | R | R |
| | | | BMXDRI | MSZ<7:0> | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable bi | t | W = Writable | bit | P = Programr | nable bit | r = Reserved bit | |
| U = Unimpleme | | -n = Bit Value | at POR: ('0', | | | | |
| | | | (-) | | , | | |

Static value that indicates the size of the Data RAM in bytes: 0x00002000 = device has 8 KB RAM

0x00002000 = device has 8 KB RAM 0x00004000 = device has 16 KB RAM 0x00008000 = device has 32 KB RAM

© 2008 Microchip Technology Inc.

| REGISTER | | PUPBA: PROG STER | RAM FLAS | H (PFM) USE | R PROGRA | M BASE ADD | RESS | |
|-------------|-------------|---------------------------------------|-----------------|-----------------|-----------|--------------|-----------|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| _ | _ | _ | _ | | _ | — | _ | |
| bit 31 | | | | | | | bit 24 | |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| _ | _ | _ | | BMXPUPBA<19:16> | | | | |
| bit 23 | | | | | | | bit 16 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 | |
| | | | BMXPUPE | 3A<15:8> | | | | |
| bit 15 | | | | | | | bit 8 | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | | | BMXPUP | BA<7:0> | | | | |
| bit 7 | | | | | | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit | |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | vn) | | | |
| bit 31-20 | Reserved: \ | Nrite '0'; ignore r | ead | | | | | |
| bit 19-11 | | <19:11>: Progra ero, this value se | | , 0 | | | am space. | |
| bit 10.0 | | -10.0. Pood (| | | | | -1 | |

bit 10-0 BMXPUPBA<10:0>: Read-Only bits Value is always '0', which forces 2 KB increments

| REGISTER 6-7: | BMX | (PFMSZ: PROGR | AM FLA | SH (PFM) SIZE | REGISTE | R | | |
|------------------|-------|-------------------------|--|---------------|-----------|------------------|--------|--|
| R | R | R | R | R | R | R | R | |
| | | | BMXPF | MSZ<31:24> | | | | |
| bit 31 | | | | | | | bit 24 | |
| R | R | R | R | R | R | R | R | |
| | | | BMXPF | MSZ<23:16> | | | | |
| bit 23 | | | | | | | bit 16 | |
| R | R | R | R | R | R | R | R | |
| | | | BMXPF | MSZ<15:8> | | | | |
| bit 15 | | | | | | | bit 8 | |
| R | R | R | R | R | R | R | R | |
| | | | BMXPF | MSZ<7:0> | | | | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readable bit | | W = Writable bit | | P = Programm | nable bit | r = Reserved bit | | |
| U = Unimplemente | d bit | -n = Bit Value at | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | |
| | | Z: Program Flash M | | | 7 | | | |
| Sta | | e that indicates the si | | • | | | | |

0x00008000 = device has 32 KB Flash 0x00010000 = device has 64 KB Flash

0x00020000 = device has 128 KB Flash

0x00040000 = device has 256 KB Flash

0x00080000 = device has 512 KB Flash

| REGISTER 6-8: | BMX | (BOOTSZ: BOO ^T | T FLASH | (IFM) SIZE REC | SISTER | | |
|------------------|-------|---------------------------|--------------|-------------------|-----------|------------------|--------|
| R | R | R | R | R | R | R | R |
| | | | BMXBOO | TSZ<31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R | R | R | R | R | R | R | R |
| | | | BMXBOO | TSZ<23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R | R | R | R | R | R | R | R |
| | | | BMXBOC | DTSZ<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R | R | R | R | R | R | R | R |
| | | | BMXBO | OTSZ<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable b | it | P = Programr | nable bit | r = Reserved bit | |
| U = Unimplemente | d bit | -n = Bit Value a | at POR: ('0' | , '1', x = Unknow | n) | | |

bit 31-0 BMXBOOTSZ: Boot Flash Memory (BFM) Size bits Static value that indicates the size of the Boot PFM in bytes: 0x00003000 = device has 12 KB boot Flash

6.3 User and Kernel Memory Areas

The two modes of operation of the PIC32MX3XX/4XX core are User mode and Kernel mode. To support these modes, the virtual address space is also divided into two segments, kernel segments and user segments. The lower 2 gigabytes of virtual addresses form the User mode partition, and the upper 2 gigabytes forms the Kernel mode partition.

Most application will run only in Kernel mode. For these applications, the entire program can reside in the kernel address space providing full access to all resources.

FIGURE 6-2: USER/KERNEL ADDRESS SEGMENTS

| 0xFFFFFFFF | | |
|--------------------------|--|--|
| | KERNEL SEGMENTS (KSEG 0,1,2,3) | |
| 0x80000000 0x7FFFFFFF | | |
| | USER / KERNEL SEGMENT (USEG / KUSEG) | |
| 0x00000000 | | |

6.4 PIC32MX3XX/4XX Address Map

Table 6-2 shows the address map of the PIC32MX3XX/4XX microcontroller.

On reset, the PIC32MX3XX/4XX starts executing code from 0xBFC0_0000 virtual address which reside in the kseg1 segment (non cacheable segment).

6.4.1 PHYSICAL MEMORY ADDRESS

The Kernel Program Flash address space starts at physical address 0x1D000000, whereas the user program flash space starts at physical address 0xBD000000 + BMXPUPBA register value.

Similarly, the internal RAM is also divided into Kernel and User partitions. The kernel RAM space starts at physical address 0x0000000, whereas the User RAM space starts at physical address 0xBF000000 + BMXDUDBA register value.

By default the entire Flash memory and RAM are mapped to the Kernel mode application only.

| | | Virtual Addresses | | Physical Addresses | | Size in Bytes |
|----------------------|---------------------------------|--------------------------|---|--------------------------|---|------------------------|
| | Memory Type | Begin Address | End Address | Begin Address | End Address | Calculation |
| Kernel Address Space | Boot Flash | 0xBFC00000 | 0xBFC02FFF | 0x1FC00000 | 0x1FC02FFF | 12 KB |
| | Program Flash ⁽¹⁾ | 0xBD000000 | 0xBD000000 + BMXPUPBA - 1 | 0x1D000000 | 0x1D00000 + BMXPUPBA - 1 | BMXPUPBA |
| | Program Flash ⁽²⁾ | 0x9D000000 | 0x9D000000 + BMXPUPBA - 1 | 0x1D000000 | 0x1D000000 + BMXPUPBA - 1 | BMXPUPBA |
| | RAM (Data) | 0x80000000 | 0x80000000 + BMXDKPBA - 1 | 0x00000000 | BMXDKPBA - 1 | BMXDKPBA |
| | RAM (Prog) | 0x80000000 + BMXDKPBA | 0x80000000 + BMXDUDBA -1 | BMXDKPBA | BMXDUDBA -1 | BMXDUDBA - BMXDKPBA |
| | Peripheral | 0xBF800000 | 0xBF8FFFFF | 0x1F800000 | 0x1F8FFFFF | 1 MB |
| User Address Space | Program Flash | 0x7D000000 + BMXPUPBA | 0x7D000000 + PFM Size - 1 | 0xBD000000 + BMXPUPBA | 0xBD000000 + PFM Size - 1 | PFM Size - BMXPUPBA |
| | RAM (Data) | 0x7F000000 + BMXDUDBA | 0x7F000000 + BMXDUPBA - 1 | 0xBF000000 + BMXDUDBA | 0xBF000000 + BMXDUPBA - 1 | BMXDUPBA - BMXDUDBA |
| | RAM (Prog) | 0x7F000000 + BMXDUPBA | 0x7F000000 + RAM Size ⁽³⁾ - 1 | 0xBF000000 + BMXDUPBA | 0xBF000000 + RAM Size ⁽³⁾ - 1 | DRM Size - BMXDUPBA |

TABLE 6-2: PIC32MX3XX/4XX ADDRESS MAP

Note 1: Program Flash virtual addresses in the non-cacheable range (KSEG1).

2: Program Flash virtual addresses in the cacheable and prefetchable range (KSEG0).

3: The RAM size varies between PIC32MX3XX/4XX device family members.
6.5 Program Flash Memory Wait States

For optimal performance, PFMWS(CHECON<2:0>) must be programmed to the minimum value possible. There are two parameters that determine this value:

Flash Access Time – The Flash access time is 33 nSec for the PIC32MX3XX/4XX processor family.

CPU Core frequency – The Core frequency is programmable. Care must be taken when changing frequencies to make sure that there are enough Wait states to prevent any Flash memory access timing violations.

To determine the required number of Wait states for a particular core clock frequency, refer to Table 30-11 in **Section 30.0 "Electrical Characteristics"** of this data sheet.

6.6 Program Flash Memory Partitioning

The Program Flash Memory can be partitioned for User and Kernel mode programs as shown in Figure 6-3.

At Reset, the User mode partition does not exist (BMX-PUPBA is initialized to '0'). The entire Program Flash Memory is mapped to Kernel mode program space starting at virtual address KSEG1: 0xBD000000 (or KSEG0: 0x9D000000). To set up a partition for the User mode program, initialize BMXPUPBA as follows:

BMXPUPBA = BMXPFMSZ – USER_FLASH_PGM_SZ

The USER_FLASH_PGM_SZ is the partition size of the User mode program. BMXPFMSZ is the bus matrix register that holds the total size of Program Flash Memory.

Example:

Assuming the PIC32MX3XX/4XX device has 512 Kbytes of Flash memory, the BMXPFMSZ will contain 0x00080000.

To create a user Flash program partition of 20 Kbytes (0x5000):

BMXPUPBA = 0x80000 - 0x5000 = 0x7B000

The size of the user Flash will be 20K and the size left for the kernel Flash will be 512k - 20k = 492K.

The user Flash partition will extend from 0x7D07B000 to 0x7D07FFFF (virtual addresses).

The Kernel mode partition always starts from KSEG1: 0xBD000000 or KSEG0: 0x9D000000. In the above example, the kernel partition will extend from 0xBD000000 to 0xBD07AFFF (492 Kbytes in size).

FIGURE 6-3: FLASH PARTITIONING



6.6.1 RAM PARTITIONING

The RAM memory can be divided into 4 partitions. These are:

- 1. Kernel Data
- 2. Kernel Program
- 3. User Data
- 4. User Program

In order to execute from data RAM, a kernel or user program partition must be defined. At Power-on Reset, the entire data RAM is assigned to the kernel data partition. This partition always starts from the base of the data RAM. See Figure 6-4 for details.

The registers controlling the RAM partitions are BMXD-KPBA, BMXDUDBA, and BMXDUPBA. For a detailed discussion on how to use these registers for partitioning the RAM, please refer to the Memory Organization section of the PIC32MX3XX/4XX Family Reference Manual (DS61132).





6.6.2 ADDRESS DECODE

Table 6-3 shows the address map for system resources available to the CPU when it is operating in either User mode or Kernel mode.

Table 6-4 shows the address map for system resources mapped in KSEG0 that are available to the CPU when it is operating in Kernel mode.

Table 6-5 shows the address map for system resources mapped in KSEG1 that are available to the CPU when it is operating in Kernel mode.

© 2008 Microchip Technology Inc.

| TABLE 6-3: | USEG/KUS | EG ADDRESS | MAP | | | |
|-------------------------------|-------------------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| Virtual Address | Physical Address | PIC32MX3XXF032x | PIC32MX3XXF064x | PIC32MX3XXF128x | PIC32MX3XXF256x | PIC32MX3XXF512x |
| 0x0000_0000 | 0x4000_0000 | RSVD | RSVD | RSVD | RSVD | RSVD |
| 0x7D00_0000 + BMXPUPBA - 1 | 0xBD00_0000 + BMXPUPBA - 1 | | | | | |
| 0x7D00_0000 + BMXPUPBA | 0xBD00_0000+ BMXPUPBA | PFM User Program |
| 0x7D00_7FFF | 0xBD00_7FFF | 50//5 | | | | |
| 0x7D00_FFFF | 0xBD00_FFFF | RSVD | | | | |
| 0x7D01_FFFF | 0xBD01_FFFF | | RSVD | 201/2 | | |
| 0x7D03_FFFF | 0xBD03_FFFF | | | RSVD | | |
| 0x7D07_FFFF | 0xBD07_FFFF | | | | RSVD | |
| 0x7D08_0000 | 0xBD08_0000 | | | | | RSVD |
| 0x7D08_0000 + BMXDUPBA - 1 | 0xBD08_0000 + BMXDUPBA - 1 | | | | | |
| 0x7F00_0000 + BMXDUDBA | 0xBF00_0000 + BMXDUDBA | DRM User Data |
| 0x7F00_0000 + BMXDUPBA - 1 | 0xBF00_0000 + BMXDUPBA - 1 | | | | | |
| 0x7F00_0000 + BMXDUPBA | 0xBF00_0000 + BMXDUPBA | DRM User Program |
| 0x7F00_1FFF | 0xBF00_1FFF | DRM=8KB | DRM=8KB | | | |
| 0x7F00_3FFF | 0xBF00_3FFF | RSVD | DRM=16KB | DRM=16KB | DRM=16KB | |
| 0x7F00_7FFF | 0xBF00_7FFF | | RSVD | DRM=32KB | DRM=32KB | DRM=32KB |
| 0x7F0_8000 | 0xBF0_8000 | | | RSVD | RSVD | RSVD |
| 0x7FFF_FFFF | 0xBFFF_FFF | | | | | |

TABLE 6-3: USEG/KUSEG ADDRESS MAP

| TABLE 6-4: | ABLE 6-4: KSEG0 ADDRESS MAP | | | | | | | | | |
|-------------------------------|-------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--|--|--|--|
| Virtual Address | Physical Address | PIC32MX3XXF032x | PIC32MX3XXF064x | PIC32MX3XXF128x | PIC32MX3XXF256x | PIC32MX3XXF512x | | | | |
| 0x8000_0000 | 0x0000_0000 | DRM | DRM | DRM | DRM | DRM | | | | |
| | | Kernel Data | | | | |
| 0x8000_0000 + BMXDKPBA - 1 | 0x0000_0000 + BMXDKPBA - 1 | | | | | | | | | |
| 0x8000_0000 + | 0x0000_0000 + | DRM | DRM | DRM | DRM | DRM | | | | |
| BMXDKBPA | BMXDKBPA | Kernel Program | Kernel Program | Kernel Program | Kernel Program | Kernel Program | | | | |
| 0x8000_0000 + BMXDUDBA - 1 | 0x0000_0000 + BMXDUDBA - 1 | | | | | | | | | |
| | | Note 1 | | | | |
| 0x8000_1FFF | 0x0000_1FFF | DRM=8KB | DRM=8KB | | | | | | | |
| | | RSVD | | | | | | | | |
| 0x8000_3FFF | 0x0000_3FFF | | DRM=16KB | DRM=16KB | DRM=16KB | | | | | |
| | | | RSVD | | | | | | | |
| 0x8000_7FFF | 0x0000_7FFF | | | DRM=32KB | DRM=32KB | DRM=32KB | | | | |
| 0x9CFF_FFF | 0x1CFF_FFFF | | | RSVD | RSVD | RSVD | | | | |
| 0x9D00_0000 | 0x1D00_0000 | PFM | PFM | PFM | PFM | PFM | | | | |
| 0.0020020000 | 0.1200_0000 | Kernel Program | | | | |
| 0x9D00_0000 + | 0x1D00_0000+ | | | | | | | | | |
| BMXPUPBA - 1 | BMXPUPBA - 1 | | | | | | | | | |
| | | Note 2 | | | | |
| 0x9D00_7FFF | 0x1D00_7FFF | | | | | | | | | |
| | | RSVD | | | | | | | | |
| 0x9D00_FFFF | 0x1D00_FFFF | | 201/2 | | | | | | | |
| | | | RSVD | | | | | | | |
| 0x9D01_FFFF | 0x1D01_FFFF | | | | | | | | | |
| | | | | RSVD | | | | | | |
| 0x9D03_FFFF | 0x1D03_FFFF | | | | RSVD | | | | | |
| 0x9D07_FFFF | 0x1D07_FFFF | | | | KSVD | | | | | |
| 0x9D07_FFFF | 0x1D07_FFFF | | | | | RSVD | | | | |
| 0x9D08_0000 0x9FBF_FFFF | 0x1FBF_FFFF | | | | | NOVE | | | | |
| 0x9FC0_0000 | 0x1FC0_0000 | Boot Flash | | | | |
| 0x9FC0_2FFF | 0x1FC0_2FFF | | | | | | | | | |
| 0x9FC0_3000 | 0x1FC0_3000 | RSVD | RSVD | RSVD | RSVD | RSVD | | | | |
| 0x9FFF_EFFF | 0x1FFF_EFFF | | | | | | | | | |
| 0x9FFF_F000 | 0x1FFF_F000 | Test Flash | | | | |
| 0x9FFF_FFFF | 0x1FFF_FFF | | | | | | | | | |
| | | | | | | | | | | |

TABLE 6-4: KSEG0 ADDRESS MAP

Note 1: Not available in KSEG0 if mapped to USEG/KUSEG (i.e. BMXDUDBA or BMXDUPBA non-zero).

2: Not available in KSEG0 if mapped in USEG/KUSEG (i.e. BMXPUPBA non-zero).

| TABLE 6-5: | | DRESS MAP | I | 1 | | |
|-------------------------------|-------------------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| Virtual Address | Physical Address | PIC32MX3XXF032x | PIC32MX3XXF064x | PIC32MX3XXF128x | PIC32MX3XXF256x | PIC32MX3XXF512x |
| 0xA000_0000 | 0x0000_0000 | DRM Kernel Data |
| 0xA000_0000 + BMXDKPBA - 1 | 0x0000_0000 + BMXDKPBA - 1 | | | | | |
| 0xA000_0000 + BMXDKBPA | 0x0000_0000 + BMXDKBPA | DRM Kernel Program |
| 0xA000_0000 + BMXDUDBA - 1 | 0x0000_0000 + BMXDUDBA - 1 | | | | | |
| | | Note 1 |
| 0xA000_1FFF | 0x0000_1FFF | DRM=8KB | DRM=8KB | | | |
| 0xA000_3FFF | 0x0000_3FFF | RSVD | DRM=16KB | DRM=16KB | DRM=16KB | |
| 0xA000_7FFF | 0x0000_7FFF | | RSVD | DRM=32KB | DRM=32KB | DRM=32KB |
| 0xA000_8000 | 0x0000_8000 | | | RSVD | RSVD | RSVD |
| 0xBCFF_FFFF | 0x1CFF_FFFF | | | | | |
| 0xBD00_0000 | 0x1D00_0000 | PFM Kernel Program |
| 0xBD00_0000 + BMXPUPBA - 1 | 0x1D00_0000 + BMXPUPBA - 1 | | | | | |
| 0xBD00_0000+ BMXPUPBA | 0x1D00_0000 + BMXPUPBA | Note 2 |
| 0xBD00_7FFF | 0x1D00_7FFF | | | | | |
| 0xBD00_FFFF | 0x1D00_FFFF | RSVD | | | | |
| | |] | RSVD | | | |
| 0xBD01_FFFF | 0x1D01_FFFF | | | | | |
| 0xBD03_FFFF | 0x1D03_FFFF | | | RSVD | | |
| 0xBD07_FFFF | 0x1D07_FFFF | • | | | RSVD | |
| 0xBD07_FFFF | 0x1D07_FFFF | - | | | | RSVD |
| 0xBD00_0000 | 0x1D08_0000 | | | | | KOVD |
| 0xBF7F_FFFF | 0x1F80_0000 | Peripherals | Peripherals | Peripherals | Peripherals | Peripherals |
| 0xBF80_0000 | 0x1F80_0000 | Felipileiais | Felipherais | Felipherais | Felipherais | Fenpherais |
| 0xBF90_0000 | 0x1F90_0000 | RSVD | RSVD | RSVD | RSVD | RSVD |
| | | RSVD | RSVD | ROVD | ROVD | ROVD |
| 0xBFB_FFFF 0xBFC0_0000 | 0x1FB_FFFF 0x1FC0_0000 | Boot Flash |
| 0xBFC0_0000 | 0x1FC0_0000 | DUULFIASI | DUULFIASI | DUULFIASI | DUULFIASI | DUUL FIASI |
| 0xBFC0_3000 | 0x1FC0_3000 | RSVD | RSVD | RSVD | RSVD | RSVD |
| 0xBFFF_EFFF | 0x1FFF_EFFF | NOVE | | | | 1.070 |
| 0xBFFF_F000 | 0x1FFF_F000 | Test Flash |
| 0xBFFF_FFF | 0x1FFF_FFF | | | | | |

TABLE 6-5: **KSEG1 ADDRESS MAP**

Note 1: Not available in KSEG1 if mapped to USEG/KUSEG (i.e. BMXDUDBA or BMXDUPBA non-zero).
2: Not available in KSEG1 if mapped in USEG/KUSEG (i.e. BMXPUPBA non-zero).

6.6.3 PERIPHERAL REGISTERS LOCATIONS

Table 6-6 contains the peripheral address map for the PIC32MX3XX/4XX device. Peripherals located on the PB Bus are mapped to 512 byte boundaries. Peripherals on the FPB Bus are mapped to 4 Kbyte boundaries.

| Derinheral | Virtual A | Address | Physical Address | | | |
|------------------------|---------------|-----------|------------------|-----------|--|--|
| Peripheral – | Start | End | Start | End | | |
| WDT | BF80_0000 | BF80_01FF | 1F80_0000 | 1F80_01FF | | |
| RTCC | BF80_0200 | BF80_03FF | 1F80_0200 | 1F80_03FF | | |
| TMR1 | BF80_0600 | BF80_07FF | 1F80_0600 | 1F80_07FF | | |
| TMR2 | BF80_0800 | BF80_09FF | 1F80_0800 | 1F80_09FF | | |
| TMR3 | BF80_0A00 | BF80_0BFF | 1F80_0A00 | 1F80_0BFF | | |
| TMR4 | BF80_0C00 | BF80_0DFF | 1F80_0C00 | 1F80_0DFF | | |
| TMR5 | BF80_0E00 | BF80_0FFF | 1F80_0E00 | 1F80_0FFF | | |
| Input Capture1 | BF80_2000 | BF80_21FF | 1F80_2000 | 1F80_21FF | | |
| Input Capture2 | BF80_2200 | BF80_23FF | 1F80_2200 | 1F80_23FF | | |
| Input Capture3 | BF80_2400 | BF80_25FF | 1F80_2400 | 1F80_25FF | | |
| Input Capture4 | BF80_2600 | BF80_27FF | 1F80_2600 | 1F80_27FF | | |
| Input Capture5 | BF80_2800 | BF80_29FF | 1F80_2800 | 1F80_29FF | | |
| Output Compare1 | BF80_3000 | BF80_31FF | 1F80_3000 | 1F80_31FF | | |
| Output Compare2 | BF80_3200 | BF80_33FF | 1F80_3200 | 1F80_33FF | | |
| Output Compare3 | BF80_3400 | BF80_35FF | 1F80_3400 | 1F80_35FF | | |
| Output Compare4 | BF80_3600 | BF80_37FF | 1F80_3600 | 1F80_37FF | | |
| Output Compare5 | BF80_3800 | BF80_39FF | 1F80_3800 | 1F80_39FF | | |
| 12C1 | BF80_5000 | BF80_51FF | 1F80_5000 | 1F80_51FF | | |
| I2C2 | BF80_5200 | BF80_53FF | 1F80_5200 | 1F80_53FF | | |
| SPI1 | BF80_5800 | BF80_59FF | 1F80_5800 | 1F80_59FF | | |
| SPI2 | BF80_5A00 | BF80_5BFF | 1F80_5A00 | 1F80_5BFF | | |
| UART1 | BF80_6000 | BF80_61FF | 1F80_6000 | 1F80_61FF | | |
| UART2 | BF80_6200 | BF80_63FF | 1F80_6200 | 1F80_63FF | | |
| Parallel Master Port | BF80_7000 | BF80_71FF | 1F80_7000 | 1F80_71FF | | |
| ADC | BF80_9000 | BF80_91FF | 1F80_9000 | 1F80_91FF | | |
| Comparator Voltage REF | BF80_9800 | BF80_99FF | 1F80_9800 | 1F80_99FF | | |
| Comparator | BF80_A000 | BF80_A1FF | 1F80_A000 | 1F80_A1FF | | |
| Oscillator | BF80_F000 | BF80_F1FF | 1F80_F000 | 1F80_F1FF | | |
| Configuration | BF80_F200 | BF80_F3FF | 1F80_F200 | 1F80_F3FF | | |
| Flash (NVM) | BF80_F400 | BF80_F5FF | 1F80_F400 | 1F80_F5FF | | |
| Reset | BF80_F600 | BF80_F7FF | 1F80_F600 | 1F80_F7FF | | |
| Interrupts | BF88_1000 | BF88_1FFF | 1F88_1000 | 1F88_1FFF | | |
| Bus Matrix | BF88_2000 | BF88_2FFF | 1F88_2000 | 1F88_2FFF | | |
| DMA | BF88_3000 | BF88_3FFF | 1F88_3000 | 1F88_3FFF | | |
| Prefetch Cache | BF88_4000 | BF88_4FFF | 1F88_4000 | | | |
| USB | BF88_5000 | BF88_53FF | 1F88_5000 | 1F88_53FF | | |
| GPIO | BF88_6000 | BF88_61FF | 1F88_6000 | 1F88_61FF | | |

TABLE 6-6: PERIPHERAL ADDRESS TABLE

NOTES:

7.0 FLASH PROGRAM MEMORY

| Note: | This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It |
|-------|---|
| | - |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The PIC32MX3XX/4XX of devices contain internal program Flash memory for executing user code. There are three methods by which the user can program this memory:

- 1. Run-Time Self Programming (RTSP)
- 2. In-Circuit Serial Programming[™] (ICSP[™])
- 3. EJTAG Programming

RTSP is performed by software executing from either Flash or RAM memory. EJTAG is performed using the EJTAG port of the device and a EJTAG capable programmer. ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP. RTSP techniques are described in this chapter. The ICSP and EJTAG methods are described in the "*PIC32MX3XX/4XX Programming Specification*" (DS61145) document, which may be downloaded from the Microchip web site.

7.1 FLASH Controller Registers

| TABLE 7-1: | FLASH CONTROLLER SFR SUMMARY |
|-------------------|------------------------------|
|-------------------|------------------------------|

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------------|-----------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| BF80_F400 | NVMCON | 31:24 | — | _ | — | — | — | — | — | _ | |
| | | 23:16 | _ | _ | _ | _ | _ | | | | |
| | | 15:8 | NVMWR | NVMWREN | NVMERR | LVDERR | LVDSTAT | _ | _ | _ | |
| | | 7:0 | — — — NVMOP<3:0> | | | | | | | | |
| BF80_F404 | NVMCONCLR | 31:0 | | Write | clears selecte | ed bits in NVM | CON, read yie | lds undefined | value | | |
| BF80_F408 | NVMCONSET | 31:0 | | Write | e sets selected | d bits in NVMC | ON, read yiel | ds undefined v | alue | | |
| BF80_F40C | NVMCON-INV | 31:0 | | Write | inverts selected | ed bits in NVM | CON, read yie | elds undefined | value | | |
| BF80_F410 | NVMKEY | 31:24 | | | | NVMKEY | (<31:24> | | | | |
| | | 23:16 | | | | NVMKE | / <23:16> | | | | |
| | | 15:8 | | | | NVMKE | Y<15:8> | | | | |
| | | 7:0 | | | | NVMKE | EY<7:0> | | | | |
| BF80_F420 | NVMADDR | 31:24 | | | | NVMADD | R<31:24> | | | | |
| | | 23:16 | | | | NVMADD | R<23:16> | | | | |
| | | 15:8 | | | | NVMADE | DR<15:8> | | | | |
| | | 7:0 | | | | NVMAD | DR<7:0> | | | | |
| BF80_F424 | NVMADDR- CLR | 31:0 | | Write | clears selecte | d bits in NVMA | ADDR, read yie | elds undefined | l value | | |
| BF80_F428 | NVMADDR- SET | 31:0 | | Write | sets selected | bits in NVMA | DDR, read yie | lds undefined | value | | |
| BF80_F42C | NVMADDR INV | 31:0 | | Write i | inverts selecte | d bits in NVM | ADDR, read yi | elds undefined | l value | | |
| BF80_F430 | NVMDATA | 31:24 | | | | NVMDAT | A<31:24> | | | | |
| | | 23:16 | | | | NVMDAT | A<23:16> | | | | |
| | | 15:8 | | NVMDATA<15:8> | | | | | | | |
| | | 7:0 | NVMDATA<7:0> | | | | | | | | |
| BF80_F440 | NVMSR- CADDR | 31:24 | | | | NVMSRCA | DDR<31:24> | | | | |
| | | 23:16 | | | | NVMSRCA | DDR<23:16> | | | | |
| | | 15:8 | | | | NVMSRCA | DDR<15:8> | | | | |
| | | 7:0 | | | | NVMSRCA | DDR<7:0> | | | | |

TABLE 7-2: FLASH CONTROLLER INTERRUPT REGISTER SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 31:24 | _ | _ | _ | — | _ | — | USBIE | FCEIE |
| BF88_1040 | IFS1 | 31:24 | — | _ | — | — | _ | — | USBIF | FCEIF |
| BF88_1140 | IPC11 | 7:0 | | | | | FCEIP<2:0> | | FCEIS | S<1:0> |

Note: This summary table contains partial register definitions that only pertain to the FLASH memory controller peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------------|--|--|--|---|---|---------------------------------|-------------|
| — | — | — | — | — | — | — | _ |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r_v | r_v | r_v | r_v | r-x |
| — | — | — | r-x | r-x | r-x | r-x | — — |
| bit 23 | | | | | | | bit 10 |
| R/W-0 | R/W-0 | R-0 | R-0 | R-0 | r-x | r-x | r-x |
| NVMWR | NVMWREN | NVMERR | LVDERR | LVDSTAT | _ | _ | _ |
| bit 15 | 1 | | | | | | bit a |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | — | — | _ | NVMOP3 | NVMOP2 | NVMOP1 | NVMOP0 |
| oit 7 | | | | | | | bit (|
| | | rite '0'; ignore r | read | | | | |
| DIT 15 | 1 = Initiate a F | e Control bit able when NVN Flash operation | MWREN = 1 a (Hardware cle | | sequence is fo en the operatic | | |
| | This bit is writa 1 = Initiate a F | e Control bit able when NVM flash operation ration complete | MWREN = 1 a (Hardware cle e or inactive | ears this bit wh | en the operatio | on completes.) | |
| bit 15 Note: Wa | This bit is writa 1 = Initiate a F 0 = Flash ope ait at least 500 ne | e Control bit able when NVM flash operation ration complete | MWREN = 1 a (Hardware cle e or inactive ting a '0' in NV | ears this bit wh | en the operatio | on completes.) | |
| Note: Wa | This bit is writa 1 = Initiate a F 0 = Flash ope ait at least 500 m NVMWREN: N 1 = Enables w 0 = Disables v | e Control bit able when NVM Flash operation ration complete sec after detec Write Enable bi writes to NVMW vrites to NVMW | MWREN = 1 a a (Hardware cle e or inactive ting a '0' in NV it /R bit and enal VR bit and disa | ears this bit wh | en the operation re writing to an t | on completes.) | |
| Note: Wa | This bit is writa 1 = Initiate a F 0 = Flash ope ait at least 500 m NVMWREN: M 1 = Enables w 0 = Disables w Note: This is t NVMERR: Wr 1 = Program c 0 = Program c | e Control bit able when NVM Tash operation ration complete sec after detect Write Enable bit writes to NVMW writes to NVMW the only bit in the tite Error bit or erase seque or erase seque | MWREN = 1 a (Hardware cle e or inactive ting a '0' in NV it /R bit and enal VR bit and disa his register tha nce did not con nce completed | ears this bit wh /MWR bit befor oles LVD circui ables LVD circu t is reset by a mplete success | en the operation re writing to an t uit device Reset. sfully | on completes.) y NVM registe | rs. |
| Note: Wa | This bit is writa 1 = Initiate a F 0 = Flash ope ait at least 500 m NVMWREN: M 1 = Enables w 0 = Disables w Note: This is t NVMERR: Wr 1 = Program c 0 = Program c Note: Cleared LVDERR: Low This error is o 1 = Low-voltage 0 = Voltage leit | e Control bit able when NVM lash operation ration complete sec after detect Write Enable bit writes to NVMW writes to NVMW the only bit in the or erase seque by setting NV v-Voltage Dete nly captured for ge detected vel ok for program | MWREN = 1 a (Hardware cle e or inactive ting a '0' in NV it /R bit and enal VR bit and enal VR bit and disa his register tha nce did not con nce completed MOP==0000b, ct Error bit (LV or programming ramming | ears this bit wh /MWR bit befor oles LVD circui ables LVD circui t is reset by a mplete success normally , and initiating a D circuit must b g/erase operati | en the operation re writing to an t tit device Reset. sfully a Flash operation be enabled) | on completes.) y NVM registe | rs. VR). |

REGISTER 7-1: NVMCON: PROGRAMMING CONTROL REGISTER (CONTINUED)

- bit 3-0 **NVMOP<3:0>**: NVM Operation bits
 - 0111 = Reserved
 - 0110 = No operation

0101 = Program Flash (PFM) erase operation: erases PFM, if all pages are not write-protected

0100 = Page erase operation: erases page selected by NVMADDR, if it is not write-protected

0011 = Row program operation: programs row selected by NVMADDR, if it is not write-protected 0010 = No operation

0001 = Word program operation: programs word selected by NVMADD,R if it is not write-protected 0000 = No operation

7.2 RTSP Operation

RTSP allows the user code to modify Flash program memory contents. The device Flash memory is divided into two logical Flash partitions: the Program Flash Memory (PFM), and the Boot Flash Memory (BFM). The last page in Boot Flash Memory contains the DEBUG Page, which is reserved for use by the debugger tool while debugging.

The program Flash array for the PIC32MX3XX/4XX device is built up of a series of rows. A row contains 128 32-bit instruction words or 512 bytes. A group of 8 rows compose a page; which, therefore, contains $8 \times 512 =$ 4096 bytes or 1024 instruction words. A page of Flash is the smallest unit of memory that can be erased at a single time. The program Flash array can be programmed in one of two ways:

- Row programming, with 128 instruction words at a time.
- Word programming, with 1 instruction word at a time.

The CPU stalls (waits) until the programming operation is finished. The CPU will not execute any instruction, or respond to interrupts, during this time. If any interrupts occur during the programming cycle, they remain pending until the cycle completes.

Note: A minimum VDD requirement for Flash erase and write operations is required. Refer to Section 30.1 "DC Characteristics" for details.

7.3 Control Registers

There are two SFRs used to erase and write the PFM: NVMCON and NVMKEY.

The NVMCON register (Register 7-1) controls which blocks are to be erased, which memory block is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for writeprotection. To start a programming or erase sequence, the user must consecutively write 0xAA996655 and 0x556699AA to the NVMKEY register. Interrupts should be disabled. Refer to **Section 7.4** "**Programming Operations**" for further details.

7.4 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 5 ms in duration and the processor stalls (WAITS) until the operation is finished. Setting the NVMWR bit (NVM-CON<15>) starts the operation, and the NVMWR bit is automatically cleared when the operation is finished.

7.4.1 PROGRAMMING ALGORITHM

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- Read eight rows of program memory (1024 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the page (see Example 7-1):
- 4. Write the first 128 words from data RAM into the program memory buffers (see Example 7-1).

EXAMPLE 7-1: ERASING FLASH PAGE

 Repeat steps 4 and 5, using the next available 128 words from the block in data RAM by incrementing the value in NVMADDR and NVMASRCADDR, until all 1024 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete.

```
unsigned int NVMUnlock (unsigned int nvmop)
{
   unsigned int status;
   // Suspend or Disable all Interrupts
   asm volatile ("di %0" : "=r" (status));
    // Enable Flash Write/Erase Operations and Select
   // Flash operation to perform
   NVMCON = nvmop;
    // Write Keys
   NVMKEY = 0 \times AA996655;
   NVMKEY = 0 \times 556699 AA;
   // Start the operation using the Set Register
   NVMCONSET = 0 \times 8000;
   // Wait for operation to complete
   while (NVMCON & 0x8000);
    // Restore Interrupts
   if (status & 0x0000001
       asm volatile ("ei");
   else
       asm volatile ("di");
    // Return NVMERR and LVDERR Error Status Bits
   return (NVMCON & 0x3000)
}
unsigned int NVMErasePage(void* address)
{
   unsigned int res;
   // Set NVMADDR to the Start Address of page to erase
   NVMADDR = (unsigned int) address;
    // Unlock and Erase Page
   res = NVMUnlock(0x4004);
    // Return Result
   return res;
}
```

EXAMPLE 7-2: ROW PROGRAMMING SEQUENCE

```
unsigned int NVMUnlock (unsigned int nvmop)
{
   unsigned int status;
   // Suspend or Disable all Interrupts
   asm volatile ("di %0" : "=r" (status));
   // Enable Flash Write/Erase Operations and Select
    // Flash operation to perform
   NVMCON = nvmop;
   // Write Keys
   NVMKEY = 0xAA996655;
   NVMKEY = 0x556699AA;
   // Start the operation using the Set Register
   NVMCONSET = 0 \times 8000;
    // Wait for operation to complete
   while (NVMCON & 0x8000);
   // Restore Interrupts
   if (status & 0x0000001
       asm volatile ("ei");
   else
       asm volatile ("di");
    // Return NVMERR and LVDERR Error Status Bits
    return (NVMCON & 0x3000)
}
unsigned int NVMWriteRow (void* address, void* data)
{
   unsigned int res;
   // Set NVMADDR to Start Address of row to program
   NVMADDR = (unsigned int) address;
   // Set NVMSRCADDR to the SRAM data buffer Address
   NVMSRCADDR = (unsigned int) data;
   // Unlock and Write Row
   res = NVMUnlock(0x4003);
    // Return Result
   return res;
}
```

EXAMPLE 7-3: WORD PROGRAMMING SEQUENCE

```
unsigned int NVMUnlock (unsigned int nvmop)
ł
   unsigned int status;
   // Suspend or Disable all Interrupts
   asm volatile ("di %0" : "=r" (status));
   // Enable Flash Write/Erase Operations and Select
   // Flash operation to perform
   NVMCON = nvmop;
   // Write Keys
   NVMKEY = 0xAA996655;
   NVMKEY = 0x556699AA;
   // Start the operation using the Set Register
   NVMCONSET = 0x8000;
   // Wait for operation to complete
   while (NVMCON & 0x8000);
   // Restore Interrupts
   if (status & 0x0000001
       asm volatile ("ei");
   else
       asm volatile ("di");
   // Return NVMERR and LVDERR Error Status Bits
   return (NVMCON & 0x3000)
}
unsigned int NVMWriteWord (void* address, unsigned int data)
{
   unsigned int res;
   // Load data into NVMDATA register
   NVMDATA = data;
   // Load address to program into NVMADDR register
   NVMADDR = (unsigned int) address;
   // Unlock and Write Word
   res = NVMUnlock (0x4001);
   // Return Result
   return res;
}
```

EXAMPLE 7-4: PROGRAM FLASH ERASE SEQUENCE

```
unsigned int NVMUnlock (unsigned int nvmop)
{
   unsigned int status;
   // Suspend or Disable all Interrupts
   asm volatile ("di %0" : "=r" (status));
    // Enable Flash Write/Erase Operations and Select
   // Flash operation to perform
   NVMCON = nvmop;
   // Write Keys
   NVMKEY = 0xAA996655;
   NVMKEY = 0x556699AA;
   // Start the operation using the Set Register
   NVMCONSET = 0 \times 8000;
   // Wait for operation to complete
   while (NVMCON & 0x8000);
   // Restore Interrupts
   if (status & 0x0000001
       asm volatile ("ei");
   else
       asm volatile ("di");
    // Return NVMERR and LVDERR Error Status Bits
   return (NVMCON & 0x3000)
}
unsigned int NVMErasePFM(void)
{
   unsigned int res;
   // Unlock and Erase Program Flash
   res = NVMUnlock(0x4005);
    // Return Result
   return res;
}
```

NOTES:

8.0 INTERRUPTS

| Note: | This data sheet summarizes the features of | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | | | |
| | detailed description of this peripheral. | | | | | | | | | |

PIC32MX3XX/4XX generates interrupt requests in response to interrupt events from peripheral modules. The Interrupt Control Module exists external to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX3XX/4XX interrupts module includes the following features:

- Up to 96 interrupt sources
- Up to 64 interrupt vectors
- Single and Multi-Vector mode operations
- 5 external interrupts with edge polarity control
- · Interrupt proximity timer
- Module Freeze in Debug mode
- 7 user-selectable priority levels for each vector
- 4 user-selectable subpriority levels within each priority
- Dedicated shadow set for highest priority level
- Software can generate any interrupt
- User-configurable interrupt vector table location
- User-configurable interrupt vector spacing



Note: Several of the registers cited in this section are not in the interrupt controller module. These registers (and bits) are associated with the CPU. Details about them are available in **Section 2.0 "PIC32MX MCU".**

To avoid confusion, a typographic distinction is made for registers in the CPU. The register names in this section, and all other sections of this manual, are signified by uppercase letters only.CPU register names are signified by upper and lowercase letters. For example, INTSTAT is an Interrupts register; whereas, IntCtl is a CPU register.

8.1 Control Registers

| Note: | Each PIC32MX device variant may have |
|-------|--|
| | one or more Interrupt channels. An 'x' |
| | used in the names of control/Status bits |
| | and registers denotes the particular chan- |
| | nel. Refer to the specific device data |
| | sheets for more details. |

The interrupts module consists of the following Special Function Registers (SFRs):

- INTCON: Interrupt Control Register
 INTCONCLR, INTCONSET, INTCONINV: Atomic Bit
 Manipulation, Write-Only Registers for INTCON
- INTSTAT: Interrupt Status Register INTSTATCLR, INTSTATSET, INTSTATINV: Atomic Bit Manipulation, Write-Only Registers for INTSTAT

- IPTMR: Interrupt Proximity Timer Register IPTMRCLR, IPTMRSET, IPTMRNINV: Atomic Bit Manipulation, Write-Only Registers for IPTMR
- IFS0, IFS1: Interrupt Flag Status Registers IFSxCLR, IFSxSET, IFSxINV: Atomic Bit Manipulation, Write-Only Registers for IFSx
- IEC0, IEC1: Interrupt Enable Control Registers IECxCLR, IECxSET, IECxINV: Atomic Bit Manipulation, Write-Only Registers for IECx
- IPC0 IPC11: Interrupt Priority Control Registers IPCxCLR, IPCxSET, IPCxINV: Atomic Bit Manipulation, Write-Only Registers for IPCx

The following table provides a brief summary of interrupts module related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1000 | INTCON | 31:24 | _ | _ | — | — | — | | — | — |
| | | 23:16 | _ | _ | — | — | — | - | _ | SS0 |
| | | 15:8 | _ | FRZ | — | MVEC | — | | TPC<2:0> | |
| | | 7:0 | | | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP |
| BF88_1004 | INTCONCLR | 31:0 | | Write clea | irs the select | ed bits in IN | TCON, read | yields undefi | ned value | |
| BF88_1008 | INTCONSET | 31:0 | | Write set | s the selecte | ed bits in INT | CON, read y | ields undefir | ned value | |
| BF88_100C | INTCONINV | 31:0 | | Write inve | rts the selec | ted bits in IN | TCON, read | yields undef | ined value | |
| BF88_1010 | INTSTAT | 31:24 | _ | _ | — | — | — | - | _ | — |
| | | 23:16 | _ | _ | — | — | — | _ | _ | _ |
| | | 15:8 | — | _ | — | — | — | | RIPL<2:0> | |
| | | 7:0 | _ | _ | | | VEC- | <5:0> | | |
| BF88_1014 | INTSTATCLR | 31:0 | | Write clea | irs the select | ed bits in IN | TSTAT, read | yields undefi | ined value | |
| BF88_1018 | INTSTATSET | 31:0 | | Write set | s the selecte | ed bits in INT | STAT, read y | ields undefir | ned value | |
| BF88_101C | INTSTATINV | 31:0 | | Write inve | rts the select | ted bits in IN | TSTAT, read | yields undef | ined value | |
| BF88_1020 | IPTMR | 31:24 | | | | | | | | |
| | | 23:16 | | | I | PTMR<31:0 | > | | | |
| | | 15:8 | | | | | | | | |
| | | 7:0 | | | | | | | | |
| BF88_1024 | IPTMRCLR | 31:0 | | Write cle | ars the selec | ted bits in IF | YMR, read y | rields undefir | ned value | |
| BF88_1028 | IPTMRSET | 31:0 | | Write cle | ars the seled | ted bits in IF | PTMR, read y | rields undefir | ned value | |
| BF88_102C | IPTMRINV | 31:0 | | Write cle | ars the selec | ted bits in IF | YTMR, read y | rields undefir | ned value | |
| BF88_1030 | IFS0 | 31:24 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | SPI1RXIF | SPI1TXIF |
| | | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| | | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| | | 7:0 | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF |
| BF88_1034 | IFS0CLR | 31:0 | | Write cl | ears the sele | cted bits in I | FS0, read yi | elds undefine | ed value | |
| BF88_1038 | IFS0SET | 31:0 | | Write s | ets the selec | cted bits in IF | S0, read yie | lds undefine | d value | |
| BF88_103C | IFS0INV | 31:0 | | Write inv | verts the sele | ected bits in | IFS0, read yi | elds undefin | ed value | |

TABLE 8-1: INTERRUPT SFR SUMMARY

| TABLE 8- | 1: INTI | ERRU | PT SFR S | UMMARY | | IUED) | | | | |
|--------------------|----------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | • | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_1040 | IFS1 | 31:24 | — | — | — | — | — | | USBIF | FCEIF |
| | | 23:16 | _ | _ | _ | _ | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| | | 15:8 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF |
| | | 7:0 | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| BF88_1044 | IFS1CLR | 31:0 | | Write cl | ears the sele | ected bits in I | FS1, read yi | elds undefine | ed value | 1 |
| BF88_1048 | IFS1SET | 31:0 | | Write s | ets the seled | cted bits in IF | S1, read yie | lds undefine | d value | |
| BF88_104C | IFS1INV | 31:0 | | Write inv | verts the sele | ected bits in | IFS1, read yi | elds undefin | ed value | |
| BF88_1060 | IEC0 | 31:24 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | SPI1RXIE | SPI1TXIE |
| | | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| | | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| | | 7:0 | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE |
| BF88_1064 | IEC0CLR | 31:0 | | Write cle | ears the sele | cted bits in I | EC0, read yi | elds undefine | ed value | |
| BF88_1068 | IEC0SET | 31:0 | | Write s | ets the selec | cted bits in IE | C0, read yie | lds undefine | d value | |
| BF88_106C | IEC0INV | 31:0 | | Write inv | verts the sele | ected bits in I | IEC0, read yi | elds undefin | ed value | |
| BF88_1070 | IEC1 | 31:24 | — | — | — | — | — | — | USBIE | FCEIE |
| | | 23:16 | _ | _ | _ | _ | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| | | 15:8 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| | | 7:0 | SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| BF88_1074 | IEC1CLR | 31:0 | | Write cle | ears the sele | cted bits in I | EC1, read yi | elds undefine | ed value | |
| BF88_1078 | IEC1SET | 31:0 | | Write s | ets the selec | cted bits in IE | C1, read yie | lds undefine | d value | |
| BF88_107C | IEC1INV | 31:0 | | Write inv | verts the sele | ected bits in I | IEC1, read yi | elds undefin | ed value | |
| BF88_1090 | IPC0 | 31:24 | — | _ | — | | INT0IP<2:0> | | INTOIS | S<1:0> |
| | | 23:16 | — | — | — | | CS1IP<2:0> | | CS1IS | S<1:0> |
| | | 15:8 | — | — | — | | CS0IP<2:0> | | CSOIS | S<1:0> |
| | | 7:0 | — | — | — | | CTIP<2:0> | | CTIS | <1:0> |
| BF88_1094 | IPC0CLR | 31:0 | | Write cl | ears the sele | cted bits in I | PC0, read yi | elds undefine | ed value | |
| BF88_1098 | IPC0SET | 31:0 | | Write s | ets the seled | cted bits in IF | PC0, read yie | lds undefine | d value | |
| BF88_109C | IPC0INV | 31:0 | | Write inv | verts the sele | ected bits in I | IPC0, read yi | elds undefin | ed value | |
| BF88_10A0 | IPC1 | 31:24 | — | — | — | | INT1IP<2:0> | • | INT1IS | S<1:0> |
| | | 23:16 | — | — | — | | OC1IP<2:0> | | OC1IS | S<1:0> |
| | | 15:8 | — | — | — | | IC1IP<2:0> | | IC1IS | <1:0> |
| | | 7:0 | — | — | — | | T1IP<2:0> | | T1IS | <1:0> |
| BF88_10A4 | IPC1CLR | 31:0 | | Write cl | ears the sele | cted bits in I | PC1, read yi | elds undefine | ed value | |
| BF88_10A8 | IPC1SET | 31:0 | | Write s | ets the seled | cted bits in IF | PC1, read yie | lds undefine | d value | |
| BF88_10AC | IPC1INV | 31:0 | | Write inv | verts the sele | ected bits in I | IPC1, read yi | elds undefin | ed value | |
| BF88_10B0 | IPC2 | 31:24 | — | — | — | | INT2IP<2:0> | • | INT2IS | S<1:0> |
| | | 23:16 | _ | | — | | OC2IP<2:0> | | OC2IS | S<1:0> |
| | | 15:8 | _ | | — | | IC2IP<2:0> | | IC2IS | <1:0> |
| | | 7:0 | — | — | — | | T2IP<2:0> | | T2IS | <1:0> |
| BF88_10B4 | IPC2CLR | 31:0 | | Write cl | ears the sele | cted bits in I | PC2, read yi | elds undefine | ed value | |
| BF88_10B8 | IPC2SET | 31:0 | | Write s | ets the selec | cted bits in IF | PC2, read yie | lds undefine | d value | |
| BF88_10BC | IPC2INV | 31:0 | | Write inv | verts the sele | ected bits in I | IPC2, read yi | elds undefin | ed value | |

| TABLE 8-1: | INTERRUPT SFR SUMMARY | (CONTINUED) |) |
|------------|-----------------------|-------------|---|
| | | | |

| TABLE 8- | 1. 1111 | | | UMMARY | · · · · · · · · · · · · · · · · · · · | , | | | | |
|--------------------|---------|-------|-------------------|-------------------|---------------------------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_10C0 | IPC3 | 31:24 | | | | | INT3IP<2:0> | | INT3IS | 6<1:0> |
| | | 23:16 | _ | _ | _ | | OC3IP<2:0> | | OC3IS | S<1:0> |
| | | 15:8 | _ | _ | _ | | IC3IP<2:0> | | IC3IS | <1:0> |
| | | 7:0 | | | | | T3IP<2:0> | | T3IS- | <1:0> |
| BF88_10C4 | IPC3CLR | 31:0 | | Write cle | ears the sele | cted bits in I | PC3, read yi | elds undefine | ed value | |
| BF88_10C8 | IPC3SET | 31:0 | | Write s | ets the seled | ted bits in IF | PC3, read yie | lds undefine | d value | |
| BF88_10CC | IPC3INV | 31:0 | | Write inv | verts the sele | ected bits in I | PC3, read yi | elds undefin | ed value | |
| BF88_10D0 | IPC4 | 31:24 | _ | _ | _ | | INT4IP<2:0> | | INT4IS | S<1:0> |
| | | 23:16 | | | | | OC4IP<2:0> | | OC4IS | S<1:0> |
| | | 15:8 | - | - | - | | IC4IP<2:0> | | IC4IS | <1:0> |
| | | 7:0 | _ | _ | _ | | T4IP<2:0> | | T4IS | <1:0> |
| BF88_10D4 | IPC4CLR | 31:0 | | Write cl | ears the sele | cted bits in I | PC4, read yi | elds undefine | ed value | |
| BF88_10D8 | IPC4SET | 31:0 | | Write s | ets the seled | ted bits in IF | C4, read yie | lds undefine | d value | |
| BF88_10DC | IPC4INV | 31:0 | | Write inv | verts the sele | ected bits in I | PC4, read yi | elds undefin | ed value | |
| BF88_10E0 | IPC5 | 31:24 | _ | _ | _ | | SPI1IP<2:0> | | SPI118 | 6<1:0> |
| | | 23:16 | | _ | _ | | OC5IP<2:0> | | OC5IS | S<1:0> |
| | | 15:8 | | | | | IC5IP<2:0> | | IC5IS | <1:0> |
| | | 7:0 | | | | | T5IP<2:0> | | T5IS | <1:0> |
| BF88_10E4 | IPC5CLR | 31:0 | | Write cle | ears the sele | cted bits in I | PC5, read yi | elds undefine | ed value | |
| BF88_10E8 | IPC5SET | 31:0 | | Write s | ets the seled | ted bits in IF | C5, read yie | lds undefine | d value | |
| BF88_10EC | IPC5INV | 31:0 | | Write inv | verts the sele | ected bits in I | PC5, read yi | elds undefin | ed value | |
| BF88_10F0 | IPC6 | 31:24 | _ | — | — | | AD1IP<2:0> | | AD1IS | S<1:0> |
| | | 23:16 | _ | _ | _ | | CNIP<2:0> | | CNIS | <1:0> |
| | | 15:8 | _ | _ | _ | | I2C1IP<2:0> | • | 12C118 | S<1:0> |
| | | 7:0 | _ | _ | _ | | U1IP<2:0> | | U1IS | <1:0> |
| BF88_10F4 | IPC6CLR | 31:0 | | Write cle | ears the sele | cted bits in I | PC6, read yi | elds undefine | ed value | |
| BF88_10F8 | IPC6SET | 31:0 | | Write s | ets the seled | ted bits in IF | C6, read yie | lds undefine | d value | |
| BF88_10FC | IPC6INV | 31:0 | | Write inv | verts the sele | ected bits in I | PC6, read yi | elds undefin | ed value | |
| BF88_1100 | IPC7 | 31:24 | _ | _ | _ | | SPI2IP<2:0> | | SPI2IS | 6<1:0> |
| | | 23:16 | _ | _ | _ | (| CMP2IP<2:0 | > | CMP2I | S<1:0> |
| | | 15:8 | _ | _ | _ | (| CMP1IP<2:0 | > | CMP1I | S<1:0> |
| | | 7:0 | _ | _ | _ | | PMPIP<2:0> | | PMPIS | 6<1:0> |
| BF88_1104 | IPC7CLR | 31:0 | | Write cle | ears the sele | cted bits in I | PC7, read yi | elds undefine | ed value | |
| BF88_1108 | IPC7SET | 31:0 | | Write s | ets the seled | ted bits in IF | C7, read yie | lds undefine | d value | |
| BF88_110C | IPC7INV | 31:0 | | Write inv | verts the sele | ected bits in I | PC7, read yi | elds undefin | ed value | |
| BF88_1110 | IPC8 | 31:24 | _ | — | — | F | RTCCIP<2:0: | > | RTCCI | S<1:0> |
| | | 23:16 | — | — | — | F | SCMIP<2:0 | > | FSCMI | S<1:0> |
| | | 15:8 | — | — | — | | I2C2IP<2:0> | | 12C218 | S<1:0> |
| | | 7:0 | — | — | — | | U2IP<2:0> | | U2IS | <1:0> |
| BF88_1114 | IPC8CLR | 31:0 | | Write cl | ears the sele | cted bits in I | PC8, read yi | elds undefine | ed value | |
| BF88_1118 | IPC8SET | 31:0 | | Write s | ets the seled | ted bits in IF | C8, read yie | lds undefine | d value | |
| BF88_111C | IPC8INV | 31:0 | | Write inv | verts the sele | ected bits in I | PC8, read yi | elds undefin | ed value | |

TABLE 8-1: INTERRUPT SFR SUMMARY (CONTINUED)

| Virtual Address | Name | • | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1120 | IPC9 | 31:24 | — | _ | | [| DMA3IP<2:0 | > | DMA3I | S<1:0> |
| | | 23:16 | _ | _ | _ | [| DMA2IP<2:0 | > | DMA2I | S<1:0> |
| | | 15:8 | — | _ | _ | [| DMA1IP<2:0 | > | DMA1I | S<1:0> |
| | | 7:0 | — | _ | _ | [| DMA0IP<2:0 | > | DMA0I | S<1:0> |
| BF88_1124 | IPC9CLR | 31:0 | | Write cle | ears the sele | cted bits in I | PC9, read yi | elds undefine | ed value | |
| BF88_1128 | IPC9SET | 31:0 | | Write s | ets the selec | ted bits in IF | PC9, read yie | lds undefine | d value | |
| BF88_112C | IPC9INV | 31:0 | | Write inv | verts the sele | ected bits in I | IPC9, read y | ields undefin | ed value | |
| BF88_1130 | IPC10 | 31:24 | — | — | — | | _ | | - | _ |
| | | 23:16 | — | _ | - | | — | | - | - |
| | | 15:8 | — | _ | - | | _ | | - | _ |
| | | 7:0 | — | _ | - | | — | | - | - |
| BF88_1134 | IPC10CLR | 31:0 | | Write cle | ars the seled | cted bits in IF | PC10, read y | ields undefin | ed value | |
| BF88_1138 | IPC10SET | 31:0 | | Write se | ets the select | ted bits in IP | C10, read yi | elds undefine | ed value | |
| BF88_113C | IPC10INV | 31:0 | | Write inv | erts the sele | cted bits in II | PC10, read y | vields undefir | ned value | |
| BF88_1140 | IPC11 | 31:24 | — | | | | — | | - | _ |
| | | 23:16 | — | _ | - | | _ | | - | _ |
| | | 15:8 | — | _ | - | | USBIP<2:0> | • | USBIS | S<1:0> |
| | | 7:0 | — | _ | _ | | FCEIP<2:0> | , | FCEIS | 8<1:0> |
| BF88_1144 | IPC11CLR | 31:0 | | Write cle | ars the sele | cted bits in IF | PC11, read y | ields undefin | ed value | |
| BF88_1148 | IPC11SET | 31:0 | | Write se | ets the selec | ted bits in IP | C11, read yie | elds undefine | ed value | |
| BF88_114C | IPC11INV | 31:0 | | Write inv | erts the sele | cted bits in I | PC11, read y | rields undefir | ed value | |

TABLE 8-1: INTERRUPT SFR SUMMARY (CONTINUED)

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|--|--|--|--|---------------|------------|
| _ | — | | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 |
| _ | | _ | | | _ | | SS0 |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | R/W-0 | r-x | R/W-0 | r-x | R/W-0 | R/W-0 | R/W-0 |
| — | FRZ | — | MVEC | | | TPC<2:0> | |
| bit 15 | | | | | | | bit 8 |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| I-A | | | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP |
| bit 7 | | | | INTOLI | INTZEI | | bit C |
| | | | | | | | Dit t |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | e bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimple | emented bit | -n = Bit valu | e at POR ('0', '1 | ', x = Unknowi | n) | | |
| | | | | | | | |
| | | | | | | | |
| bit 31-17 | Reserved: Wr | ite '0'; ignore | eread | | | | |
| bit 31-17 bit 16 | SS0: Single V | ector Shadov | v Register Set b | | | | |
| | SS0: Single Vo 1 = Single vec | ector Shadov tor is presen | v Register Set b ted with a shado | ow register set | | | |
| bit 16 | SS0: Single Vo 1 = Single vec 0 = Single vec | ector Shadov tor is presen tor is not pre | v Register Set b ted with a shado sented with a sh | ow register set | | | |
| bit 16 bit 15 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr | ector Shadov tor is presen tor is not pre ite '0'; ignore | v Register Set b ted with a shado sented with a sh e read | ow register set | | | |
| bit 16 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc | v Register Set b ted with a shado sented with a sh e read eption Mode bit | ow register set nadow register | set | | |
| bit 16 bit 15 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc eration when | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu | ow register set hadow register ug Exception m | set | | |
| bit 16 bit 15 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc eration when operation eve | v Register Set b ted with a shado sented with a sh e read eption Mode bit cPU is in Debu en when CPU is | ow register set nadow register ug Exception m in Debug Exce | set node eption mode | n normal mode | 2 . |
| bit 16 bit 15 bit 14 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu en when CPU is Debug Exception | ow register set nadow register ug Exception m in Debug Exce | set node eption mode | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu on when CPU is bebug Exception e read | ow register set nadow register ug Exception m in Debug Exce | set node eption mode | n normal mode | Э. |
| bit 16 bit 15 bit 14 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore /ector Config | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu en when CPU is Debug Exception e read uration bit | ow register set nadow register ug Exception m in Debug Exce n mode only, it i | set node eption mode is forced to '0' i | n normal mode | э. |
| bit 16 bit 15 bit 14 bit 13 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of | ector Shadov tor is presen tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore /ector Config ontroller confi | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu on when CPU is bebug Exception e read | ow register set nadow register ug Exception m in Debug Exce n mode only, it i | set node eption mode is forced to '0' i | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of | ector Shadov tor is present tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore /ector Config ontroller config | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu on when CPU is Debug Exception e read uration bit figured for Multi- figured for Single | ow register set nadow register ug Exception m in Debug Exce n mode only, it i | set node eption mode is forced to '0' i | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 bit 12 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt c 0 = Interrupt c | ector Shadow tor is presen- tor is not pre- ite '0'; ignore n Debug Exc eration when operation eve- writable in D ite '0'; ignore /ector Config ontroller confi- ontroller confi- | v Register Set b ted with a shado sented with a sh e read eption Mode bit CPU is in Debu on when CPU is Debug Exception e read uration bit figured for Multi- figured for Single | ow register set hadow register ug Exception m in Debug Exce h mode only, it i Vectored mode e Vectored mode | set node eption mode is forced to '0' i | n normal mode | ð. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of 0 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrupt | ector Shadov tor is present tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore /ector Config ontroller config | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit cPU is in Debu en when CPU is Debug Exception e read iuration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower | ow register set nadow register ug Exception m in Debug Exce n mode only, it i Vectored mode e Vectored mode s starts the IP tim | set ode option mode is forced to '0' i e de | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt c 0 = Interrupt c Reserved: Wr TPC<2:0>: Te 111 = Interrup 110 = Interrup | ector Shadov tor is present tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D vector Config ontroller config ontroller config ontroller config ite '0'; ignore mporal Proxi t of group pri t of group pri | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit o CPU is in Debu en when CPU is Debug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower | ow register set hadow register ug Exception m in Debug Exce n mode only, it i Vectored mode e Vectored mode starts the IP tin starts the IP tin | set ode option mode is forced to '0' i e de ner | n normal mode | 9. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrup 110 = Interrup 101 = Interrup 101 = Interrup | ector Shadov tor is present tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore /ector Config ontroller config ontroller config ite '0'; ignore mporal Proxi t of group pri t of group pri t of group pri | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit cPU is in Debu en when CPU is bebug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower iority 5 or lower | ow register set hadow register ug Exception m in Debug Exce node only, it i Vectored mode e Vectored mode starts the IP tin starts the IP tin starts the IP tin | set ode option mode is forced to '0' i e de ner ner ner | n normal mode | 3. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of 0 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrup 100 = Interrup 100 = Interrup 100 = Interrup | ector Shadov tor is present tor is not pre ite '0'; ignore n Debug Exc eration when operation eve writable in D ite '0'; ignore /ector Config ontroller config ontroller config ontroller config ontroller config to f group pri t of group pri t of group pri t of group pri | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit o CPU is in Debu en when CPU is Debug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower | ow register set hadow register ug Exception m in Debug Exce mode only, it i Vectored mode e Vectored mode starts the IP tin starts the IP tin starts the IP tin starts the IP tin starts the IP tin | set node eption mode is forced to '0' i e de ner ner ner ner | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of 0 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrup 100 = Interrup 101 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup | ector Shadov tor is present tor is not pre- ite '0'; ignore n Debug Exc eration when operation even writable in D ite '0'; ignore /ector Config ontroller config ontroller config ontroller config ontroller config ontroller config to f group pri t of group pri | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit c CPU is in Debu en when CPU is bebug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower iority 5 or lower iority 4 or lower iority 2 or lower | ow register set hadow register ug Exception m in Debug Exce mode only, it i Vectored mode e Vectored mode starts the IP tin starts the IP tin | set node eption mode is forced to '0' i e de ner ner ner ner ner | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of 0 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 011 = Interrup 011 = Interrup 011 = Interrup 011 = Interrup | ector Shadov tor is present tor is not pre- ite '0'; ignore n Debug Exc eration when operation even writable in D ite '0'; ignore /ector Config ontroller confi | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit c CPU is in Debue on when CPU is bebug Exception a read uration bit figured for Multi- figured for Single e read mity Control bits fority 7 or lower fority 6 or lower fority 5 or lower fority 3 or lower fority 2 or lower fority 1 starts the | ow register set hadow register ug Exception m in Debug Exce mode only, it i Vectored mode e Vectored mode starts the IP tin starts the IP tin | set node eption mode is forced to '0' i e de ner ner ner ner ner | n normal mode | ð. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 12 bit 11 bit 10-8 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt c 0 = Interrupt c Reserved: Wr TPC<2:0>: Te 111 = Interrup 100 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Disable | ector Shadov tor is presen- tor is not pre- ite '0'; ignore n Debug Exc eration when operation ever writable in D ite '0'; ignore /ector Config ontroller config ontroller config ontroller config ontroller config ontroller config tof group pri t of group pri | v Register Set b ted with a shado sented with a shado sented with a shado e read eption Mode bit c CPU is in Debu en when CPU is bebug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower iority 5 or lower iority 5 or lower iority 3 or lower iority 2 or lower iority 1 starts the mer | ow register set hadow register ug Exception m in Debug Exce mode only, it i Vectored mode e Vectored mode starts the IP tin starts the IP tin | set node eption mode is forced to '0' i e de ner ner ner ner ner | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 11 bit 10-8 bit 7-5 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of 0 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrup 100 = Interrup 101 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 000 = Disable Reserved: Wr | ector Shadov tor is present tor is not pre- ite '0'; ignore n Debug Exc eration when operation even writable in D ite '0'; ignore /ector Config ontroller config ontroller config ontroller config ontroller config ontroller config to f group pri t of group pri | v Register Set b ted with a shado sented with a shado sented with a shado eption Mode bit c CPU is in Debu en when CPU is bebug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower iority 5 or lower iority 3 or lower iority 1 starts the mer e read | ow register set hadow register ug Exception m in Debug Exception m in Debug Exception m mode only, it i vectored mode e Vectored mode starts the IP tim starts the IP tim e IP timer | set node eption mode is forced to '0' i e de ner ner ner ner ner | n normal mode | Э. |
| bit 16 bit 15 bit 14 bit 13 bit 12 bit 12 bit 11 bit 10-8 | SS0: Single Vo 1 = Single vec 0 = Single vec Reserved: Wr FRZ: Freeze in 1 = Freeze op 0 = Continue of Note: FRZ is Reserved: Wr MVEC: Multi-V 1 = Interrupt of 0 = Interrupt of Reserved: Wr TPC<2:0>: Te 111 = Interrup 100 = Interrup 101 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 000 = Disable Reserved: Wr | ector Shadov tor is present tor is not pre- ite '0'; ignore n Debug Exc eration when operation even writable in D ite '0'; ignore /ector Config ontroller config to f group pri to f group | v Register Set b ted with a shado sented with a shado sented with a shado e read eption Mode bit c CPU is in Debu en when CPU is bebug Exception e read uration bit figured for Multi- figured for Single e read mity Control bits iority 7 or lower iority 6 or lower iority 5 or lower iority 5 or lower iority 3 or lower iority 2 or lower iority 1 starts the mer | ow register set hadow register ug Exception m in Debug Exception m in Debug Exception m mode only, it i vectored mode e Vectored mode starts the IP tim starts the IP tim e IP timer | set node eption mode is forced to '0' i e de ner ner ner ner ner | n normal mode | ð. |

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER (CONTINUED)

| bit 3 | INT3EP: External Interrupt 3 Edge Polarity Control bit 1 = Rising edge 0 = Falling edge |
|-------|--|
| bit 2 | INT2EP: External Interrupt 2 Edge Polarity Control bit 1 = Rising edge 0 = Falling edge |
| bit 1 | INT1EP: External Interrupt 1 Edge Polarity Control bit 1 = Rising edge 0 = Falling edge |

bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-------------|-------------|---|------------------|----------------|-----------|----------------|--------------|
| _ | _ | _ | _ | — | | — | |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | _ | — | — | — | |
| bit 23 | | | | | | | bit 16 |
| r-x | r-x | r-x | r-x | r-x | R-0 | R-0 | R-0 |
| _ | — | — | | — | | RIPL<2:0> | |
| bit 15 | | | | | | | bit 8 |
| r-x | r-x | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| _ | — | | | VEC | <5:0> | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable b | oit | P = Program | mable bit | r = Reserved b | oit |
| U = Unimple | emented bit | -n = Bit value a | at POR ('0', '1' | ', x = Unknowr | ר) | | |
| | | | | | | | |
| bit 31-11 | Reserved: | Write '0'; ignore re | ead | | | | |
| bit 10-8 | RIPL<2:0>: | Requested Priori | ty Level bits | | | | |
| | | . = The priority lev value should or e. | | | | | d for Single |
| | | | | | | | |

bit 5-0 **VEC:** Interrupt Vector bits

00000 - 11111 = The interrupt vector that is presented to the CPU **Note**: This value should only be used when the interrupt controller is configured for Single Vector mode.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------------|-----------|------------------|-----------------|-----------------|-----------|------------------|--------|
| N/W-0 | N/ VV-0 | N/W-0 | | | N/ VV-0 | N/W-0 | N/W-0 |
| | | | | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | IPTMR | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | IPTMR | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | IPTMF | R<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable b | oit | W = Writable b | bit | P = Programr | mable bit | r = Reserved bit | |
| U = Unimpleme | ented bit | -n = Bit value a | at POR ('0', '' | 1', x = Unknowr | (r | | |

bit 31-0 **IPTMR:** Interrupt Proximity Timer Reload bits Used by the interrupt proximity timer as a reload value when the interrupt proximity timer is triggered by an interrupt event.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | JS REGISTEF R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------------------------|---|--|--|-----------------------------|-------|--------------|----------|
| I2C1MIF | I2CSIF | I2CBIF | U1TXIF | U1RXIF | U1EIF | SPI1RXIF | SPI1TXIF |
| bit 31 | | | • • • • • | | | •••••• | bit 24 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| bit 23 | | | | | | | bit 10 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| INT1IF | OC1IF | IC2IF | T1IF | INTOIF | CS1IF | CS0IF | CTIF |
| bit 7 | | 10211 | | | | 00011 | bit (|
| | | | | | | | |
| Legend: | | | | | | _ | |
| R = Readable | | W = Writable | | P = Programn | | r = Reserved | bit |
| U = Unimpler | nented bit | -n = Bit value | e at POR ('0', '1 | ', x = Unknown |) | | |
| bit 31 | 1 = Interrupt | request has oc | | lag bit | | | |
| 1 10 0 0 | | upt request has | | | | | |
| bit 30 | | slave Interrup request has oc | t Request Flag curred | DIt | | | |
| | | upt request has | | | | | |
| bit 29 | | | Interrupt Reque | est Flag bit | | | |
| | | request has oc upt request has | | | | | |
| bit 28 | | • | r Interrupt Req | uest Flag bit | | | |
| | 1 = Interrupt | request has oc upt request has | curred | 2001 i | | | |
| bit 27 | | • • | nterrupt Reque | et Elag bit | | | |
| | | request has oc | • • | St T lag bit | | | |
| | | upt request has | | | | | |
| | | | nt Doguoot Elo | | | | |
| bit 26 | U1EIF: UAR | 11 Error Interru | ipi Requesi Fla | g bit | | | |
| bit 26 | | I 1 Error Interru request has oc | | g bit | | | |
| bit 26 | 1 = Interrupt | | curred | g bit | | | |
| | 1 = Interrupt 0 = No interru SPI1RXIF: S | request has oc upt request has PI1 Receive In | curred a occurred terrupt Reques | - | | | |
| | 1 = Interrupt 0 = No interru SPI1RXIF: S 1 = Interrupt | request has oc upt request has PI1 Receive In request has oc | curred a occurred terrupt Reques curred | - | | | |
| bit 25 | 1 = Interrupt 0 = No interru SPI1RXIF: S 1 = Interrupt 0 = No interru | request has oc upt request has PI1 Receive In request has oc upt request has | curred s a occurred terrupt Reques curred s a occurred | t Flag bit | | | |
| bit 26 bit 25 bit 24 | 1 = Interrupt 0 = No interru SPI1RXIF: S 1 = Interrupt 0 = No interru SPI1TXIF: SI | request has oc upt request has PI1 Receive In request has oc upt request has PI1 Transmitte | curred s a occurred terrupt Reques curred s a occurred r Interrupt Requ | t Flag bit | | | |
| bit 25 | 1 = Interrupt 0 = No interru SPI1RXIF: S 1 = Interrupt 0 = No interru SPI1TXIF: SI 1 = Interrupt | request has oc upt request has PI1 Receive In request has oc upt request has | curred s a occurred terrupt Reques curred s a occurred r Interrupt Requ | t Flag bit | | | |
| bit 25 bit 24 | 1 = Interrupt 0 = No interrupt SPI1RXIF: S 1 = Interrupt 0 = No interrupt 1 = Interrupt 0 = No interrupt 0 = No interrupt | request has oc upt request has PI1 Receive In request has oc upt request has PI1 Transmittel request has oc upt request has | curred s a occurred terrupt Reques curred s a occurred r Interrupt Requ | t Flag bit iest Flag bit | | | |
| bit 25 | 1 = Interrupt 0 = No interru SPI1RXIF: S 1 = Interrupt 0 = No interru SPI1TXIF: SI 1 = Interrupt 0 = No interru SPI1EIF: SP 1 = Interrupt | request has oc upt request has PI1 Receive In request has oc upt request has PI1 Transmittel request has oc upt request has | curred s a occurred terrupt Reques curred s a occurred Interrupt Request curred s a occurred pt Request Flag curred | t Flag bit iest Flag bit | | | |

| REGISTER 8 | 3-4: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED) |
|------------|---|
| bit 22 | OC5IF: Output Compare 5 Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 21 | IC5IF: Input Compare 5 Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred |
| bit 20 | 0 = No interrupt request has a occurred |
| DIL 20 | T5IF: Timer5 Interrupt Request Flag bit 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 19 | INT4IF: External Interrupt 4 Request Flag bit |
| | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 18 | OC4IF: Output Compare 4 Interrupt Request Flag bit |
| | I = Interrupt request has occurred No interrupt request has a occurred |
| bit 17 | IC4IF: Input Compare 4 Interrupt Request Flag bit |
| Sit I' | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 16 | T4IF: Timer4 Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 15 | INT3IF: External Interrupt 3 Request Flag bit |
| | I = Interrupt request has occurred No interrupt request has a occurred |
| bit 14 | OC3IF: Output Compare 3 Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 13 | IC3IF: Input Compare 3 Interrupt Request Flag bit |
| | I = Interrupt request has occurred No interrupt request has a occurred |
| bit 12 | T3IF: Timer3 Interrupt Request Flag bit |
| 2 | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 11 | INT2IF: External Interrupt 2 Request Flag bit |
| | I = Interrupt request has occurred No interrupt request has a occurred |
| bit 10 | |
| | OC2IF: Output Compare 2 Interrupt Request Flag bit 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 9 | IC2IF: Input Compare 2 Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 8 | T2IF: Timer2 Interrupt Request Flag bit |
| | I = Interrupt request has occurred No interrupt request has a occurred |
| bit 7 | INT1IF: External Interrupt 1 Request Flag bit |
| | 1 = Interrupt request has occurred |
| | 0 = No interrupt request has a occurred |
| bit 6 | OC1IF: Output Compare 1 Interrupt Request Flag bit |
| | 1 = Interrupt request has a occurred |
| | 0 = No interrupt request has a occurred |

REGISTER 8-4: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

| bit 5 | IC1IF: Input Compare 1 Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred |
|-------|---|
| bit 4 | T1IF: Timer1 Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred0 = No interrupt request has a occurred |
| bit 3 | INTOIF: External Interrupt 0 Request Flag bit |
| | 1 = Interrupt request has occurred0 = No interrupt request has a occurred |
| bit 2 | CS1IF: Core Software Interrupt 1 Request Flag bit |
| | 1 = Interrupt request has occurred0 = No interrupt request has a occurred |
| bit 1 | CS0IF: Core Software Interrupt 0 Request Flag bit |
| | 1 = Interrupt request has occurred0 = No interrupt request has a occurred |
| bit 0 | CTIF: Core Timer Interrupt Request Flag bit |
| | 1 = Interrupt request has occurred0 = No interrupt request has a occurred |

| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 |
|---|---|---|---|----------------|--------|--------------|--------|
| _ | _ | | _ | | | USBIF | FCEIF |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | <u> </u> | | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF |
| bit 15 | • | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable | | P = Program | | r = Reserved | bit |
| U = Unimpler | mented bit | -n = Bit value | at POR ('0', '1 | ', x = Unknowr | ו) | | |
| bit 31-26 | Becorved: W | | | | | | |
| ~ | Reserved. W | rite '0'; ignore i | read | | | | |
| | | rite '0'; ignore i Interrupt Reque | | | | | |
| | USBIF: USB | | est Flag bit | | | | |
| bit 25 | USBIF: USB 1 = Interrupt r 0 = No interru | Interrupt Reque request has occ pt request has | est Flag bit curred a occurred | | | | |
| bit 25 bit 24 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash | Interrupt Reque equest has occ pt request has Control Event | est Flag bit curred a occurred Interrupt Flag I | Dit | | | |
| bit 25 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r | Interrupt Reque request has occupt request has Control Event request has occ | est Flag bit curred a occurred Interrupt Flag I curred | bit | | | |
| bit 25 bit 24 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru | Interrupt Reque request has occupt request has Control Event request has occupt request has | est Flag bit curred a occurred Interrupt Flag I curred a occurred | Dit | | | |
| bit 25 bit 24 bit 23-20 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W | Interrupt Reque request has occupt request has Control Event request has occupt request has occupt request has occupt request has | est Flag bit curred a occurred Interrupt Flag I curred a occurred read | bit | | | |
| bit 25 bit 24 bit 23-20 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM | Interrupt Reque request has occupt request has Control Event request has occupt request has occupt request has rite '0'; ignore in A3 Interrupt Re | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit | Dit | | | |
| bit 25 bit 24 bit 23-20 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM. 1 = Interrupt r | Interrupt Reque request has occupt request has Control Event request has occupt request has occupt request has occupt request has | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred | Dit | | | |
| bit 25 bit 24 bit 23-20 bit 19 | USBIF: USB 1 = Interrupt r 0 = No interrupt FCEIF: Flash 1 = Interrupt r 0 = No interrupt Reserved: W DMA3IF: DMA 1 = Interrupt r 0 = No interrupt r 0 = No interrupt r | Interrupt Reque request has occupt request has Control Event request has occupt request has rite '0'; ignore in A3 Interrupt Re request has occupt | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred | bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM, 1 = Interrupt r DMA2IF: DM, 1 = Interrupt r | Interrupt Reque request has occupt request has occupt has occupt request has occupt reque | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred | bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 | USBIF: USB 1 = Interrupt r 0 = No interrupt FCEIF: Flash 1 = Interrupt r 0 = No interrupt Reserved: W DMA3IF: DMA 1 = Interrupt r 0 = No interrupt r 0 = No interrupt r 0 = No interrupt r 0 = No interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred a occurred | Dit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM. 1 = Interrupt r 0 = No interru DMA2IF: DM. 1 = Interrupt r 0 = No interru DMA1IF: DM. 1 = Interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred bit curred | Dit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 | USBIF: USB 1 = Interrupt r 0 = No interrupt FCEIF: Flash 1 = Interrupt r 0 = No interrupt Reserved: W DMA3IF: DM, 1 = Interrupt r 0 = No interrupt DMA2IF: DM, 1 = Interrupt r 0 = No interrupt DMA1IF: DM, 1 = Interrupt r 0 = No interrupt r 0 = No interrupt r 0 = No interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred a occurred a occurred | bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 | USBIF: USB 1 = Interrupt r 0 = No interrupt FCEIF: Flash 1 = Interrupt r 0 = No interrupt Reserved: W DMA3IF: DMA 1 = Interrupt r 0 = No interrupt DMA1IF: DMA 1 = Interrupt r 0 = No interrupt DMA1IF: DMA 1 = Interrupt r 0 = No interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit | bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 | USBIF: USB 1 = Interrupt r 0 = No interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred | Dit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM. 1 = Interrupt r 0 = No interru DMA2IF: DM. 1 = Interrupt r 0 = No interru DMA1IF: DM. 1 = Interrupt r 0 = No interru DMA0IF: DM. 1 = Interrupt r 0 = No interru DMA0IF: DM. | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred equest Flag bit curred a occurred a occurred a occurred | | | | |
| bit 25 bit 24 bit 23-20 bit 19 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM, 1 = Interrupt r 0 = No interru DMA2IF: DM, 1 = Interrupt r 0 = No interru DMA1IF: DM, 1 = Interrupt r 0 = No interru DMA0IF: DM, 1 = Interrupt r 0 = No interru RTCCIF: Rea | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred | | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 | USBIF: USB 1 = Interrupt r 0 = No interru FCEIF: Flash 1 = Interrupt r 0 = No interru Reserved: W DMA3IF: DM, 1 = Interrupt r 0 = No interru DMA2IF: DM, 1 = Interrupt r 0 = No interru DMA1IF: DM, 1 = Interrupt r 0 = No interru DMA0IF: DM, 1 = Interrupt r 0 = No interru RTCCIF: Rea 1 = Interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred equest Flag bit curred a occurred equest Flag bit curred | | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 | USBIF: USB 1 = Interrupt r 0 = No interrupt FCEIF: Flash 1 = Interrupt r 0 = No interrupt Reserved: W DMA3IF: DM, 1 = Interrupt r 0 = No interrupt DMA2IF: DM, 1 = Interrupt r 0 = No interrupt DMA0IF: DM, 1 = Interrupt r 0 = No interrupt DMA0IF: DM, 1 = Interrupt r 0 = No interrupt r | Interrupt Reque request has occupt request has occu | est Flag bit curred a occurred Interrupt Flag I curred a occurred read equest Flag bit curred a occurred equest Flag bit curred a occurred a occurred a occurred a occurred | t | | | |

IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED) REGISTER 8-5: bit 13 I2C2MIF: I2C2 Master Interrupt Request bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 12 I2C2SIF: I2C2 Slave Interrupt Request bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 11 I2C2BIF: I2C2 Bus Collision Interrupt Request bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 10 **U2TXIF: UART2 Transmitter Interrupt Request bit** 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 9 **U2RXIF:** UART2 Receiver Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 8 **U2EIF: UART2 Error Interrupt Request Flag bit** 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 7 SPI2RXIF: SPI2 Receiver Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 6 SPI2TXIF: SPI2 Transmitter Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 5 SPI2EIF: SPI2 Error Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 4 CMP2IF: Comparator 2 Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 3 CMP1IF: Comparator 1 Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 2 PMPIF: Parallel Master Port Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 1 AD1IF: Analog-to-Digital 1 Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred bit 0 **CNIF:** Input Change Interrupt Request Flag bit 1 = Interrupt request has occurred 0 = No interrupt request has a occurred

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|------------------|---|-----------------|----------------|----------------|-----------|--------------|----------|--|--|
| I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | SPI1RXIE | SPI1TXIE | | |
| bit 31 | | | | | | | bit 24 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | | |
| bit 23 | OUSIL | IOUL | TOL | | OOHL | IOTIL | bit 16 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE | | |
| bit 15 | | | | | | | bit a | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| INT1IE | OC1IE | IC1IE | T1IE | INTOIE | CS1IE | CS0IE | CTIE | | |
| bit 7 | | • | | | | | bit (| | |
| Legend: | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programn | nable bit | r = Reserved | bit | | |
| U = Unimpler | | | | 1', x = Unknow | | | | | |
| | | | | , | / | | | | |
| bit 31 | 12C2MIE: 12C | 2 Master Interr | upt Enable bit | | | | | | |
| | 1 = Interrupt is enabled | | | | | | | | |
| | 0 = Interrupt is disabled I2C1SIE: I2C1 Slave Interrupt Enable bit | | | | | | | | |
| bit 30 | | | pt Enable bit | | | | | | |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled | | | | | | | | |
| bit 29 | | | Interrupt Enab | ole bit | | | | | |
| | I2C1BIE: I2C1 Bus Collision Interrupt Enable bit 1 = Interrupt is enabled | | | | | | | | |
| | 0 = Interrupt i | s disabled | | | | | | | |
| bit 28 | U1TXIE: UART1 Transmitter Interrupt Enable bit | | | | | | | | |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled | | | | | | | | |
| bit 27 | U1RXIE: UART1 Receiver Interrupt Enable bit | | | | | | | | |
| | 1 = Interrupt is enabled | | | | | | | | |
| | 0 = Interrupt i | | | | | | | | |
| bit 26 | U1EIE: UART1 Error Interrupt Enable bit | | | | | | | | |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled | | | | | | | | |
| bit 25 | SPI1RXIE: SPI1 Receive Interrupt Enable bit | | | | | | | | |
| | 1 = Interrupt i | s enabled | | | | | | | |
| | 0 = Interrupt i | | laters at Each | | | | | | |
| | SPI1TXIE: SPI1 Transmitter Interrupt Enable bit | | | | | | | | |
| bit 24 | | | | | | | | | |
| bit 24 | 1 = Interrupt i 0 = Interrupt i | s enabled | | | | | | | |
| bit 24 bit 23 | 1 = Interrupt i 0 = Interrupt i | s enabled | | | | | | | |

| REGISTER | 8 8-6: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED) |
|----------|---|
| bit 22 | OC5IE: Output Compare 5 Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 21 | IC5IE: Input Compare 5 Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 20 | T5IE: Timer5 Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 19 | INT4IE: External Interrupt 4 Enable bit |
| | 1 = Interrupt is enabled |
| h:: 40 | 0 = Interrupt is disabled |
| bit 18 | OC4IE: Output Compare 4 Interrupt Enable bit 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 17 | IC4IE: Input Compare 4 Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| bit 16 | 0 = Interrupt is disabled |
| DIL TO | T4IE: Timer4 Interrupt Enable bit 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 15 | INT3IE: External Interrupt 3 Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 14 | OC3IE: Output Compare 3 Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| L:140 | 0 = Interrupt is disabled |
| bit 13 | IC3IE: Input Compare 3 Interrupt Enable bit 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 12 | T3IE: Timer3 Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 11 | INT2IE: External Interrupt 2 Enable bit |
| | 1 = Interrupt is enabled |
| bit 10 | 0 = Interrupt is disabled OC2IE: Output Compare 2 Interrupt Enable bit |
| DIL TO | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 9 | IC2IE: Input Compare 2 Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 8 | T2IE: Timer2 Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 7 | INT1IE: External Interrupt 1 Enable bit |
| | 1 = Interrupt is enabled |
| bit 6 | 0 = Interrupt is disabled |
| | OC1IE: Output Compare 1 Interrupt Enable bit 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| | |

REGISTER 8-6: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

| bit 5 | IC1IE: Input Compare 1 Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled |
|-------|---|
| bit 4 | T1IE: Timer1 Interrupt Enable bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 3 | INTOIE: External Interrupt 0 Enable bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 2 | CS1IE: Core Software Interrupt 1 Enable bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 1 | CS0IE: Core Software Interrupt 0 Enable bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 0 | CTIE: Core Timer Interrupt Enable bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 |
|---|---|---|---|--------------|----------------|--------------|--------|
| | _ | | | _ | _ | USBIE | FCEIE |
| bit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| bit 15 | | | | | | | bit |
| - | 5 4 4 4 | - | D b b c c | 54446 | 5 444 a | - | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programr | nable bit | r = Reserved | bit |
| U = Unimpler | nented bit | -n = Bit value | at POR ('0', '1 | - | | | |
| | | | | | | | |
| | | | | | | | |
| bit 31-26 | Reserved: W | rite '0'; ignore | read | | | | |
| | USBIE: USB | Interrupt Enabl | | | | | |
| bit 31-26 bit 25 | USBIE: USB 1 = Interrupt is | Interrupt Enabl s enabled | | | | | |
| bit 25 | USBIE: USB 1 = Interrupt is 0 = Interrupt is | Interrupt Enabl s enabled s disabled | le bit | le hit | | | |
| | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash | Interrupt Enabl s enabled s disabled Control Event | | le bit | | | |
| bit 25 | USBIE: USB 1 = Interrupt is 0 = Interrupt is | Interrupt Enabl s enabled s disabled Control Event s enabled | le bit | le bit | | | |
| bit 25 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is | Interrupt Enabl s enabled s disabled Control Event s enabled | le bit Interrupt Enab | le bit | | | |
| bit 25 bit 24 bit 23-20 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W | Interrupt Enabl s enabled s disabled Control Event s enabled s disabled | le bit Interrupt Enab read | le bit | | | |
| bit 25 bit 24 bit 23-20 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM. 1 = Interrupt is | Interrupt Enables s enabled s disabled Control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled | le bit Interrupt Enab read | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM. 1 = Interrupt is 0 = Interrupt is | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled s disabled | le bit Interrupt Enab read nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is | Interrupt Enable s enabled control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled s disabled A2 Interrupt Er | le bit Interrupt Enab read nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is DMA2IE: DM, 1 = Interrupt is | Interrupt Enable s enabled control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled s disabled A2 Interrupt Er s enabled | le bit Interrupt Enab read nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 0 = Interrupt is 0 = Interrupt is | Interrupt Enables s enabled s disabled Control Event s enabled s disabled rite '0'; ignore in A3 Interrupt Er s enabled s disabled A2 Interrupt Er s enabled s disabled s disabled | le bit Interrupt Enab read nable bit nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM. 1 = Interrupt is 0 = Interrupt | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled A2 Interrupt Er s enabled s disabled A1 Interrupt Er | le bit Interrupt Enab read nable bit nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 0 = Interrupt is 0 = Interrupt is | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled A2 Interrupt Er s enabled s disabled A1 Interrupt Er s enabled | le bit Interrupt Enab read nable bit nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore i A3 Interrupt Er s enabled A2 Interrupt Er s enabled s disabled A1 Interrupt Er s enabled | le bit Interrupt Enab read nable bit nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 1 = Interrupt is 0 = Interrupt is 1 = Interrupt is 0 = Interrupt is 1 = Interrupt | Interrupt Enables s enabled s disabled Control Event s enabled s disabled rite '0'; ignore in A3 Interrupt Er s enabled A2 Interrupt Er s enabled A1 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled | le bit Interrupt Enab read nable bit nable bit | le bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM. 1 = Interrupt is 0 = Interrupt | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore if A3 Interrupt Er s enabled A2 Interrupt Er s enabled s disabled A1 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled | le bit Interrupt Enab read nable bit nable bit nable bit | | | | |
| bit 25 bit 24 bit 23-20 bit 19 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore if A3 Interrupt Er s enabled A2 Interrupt Er s enabled A1 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled Interrupt Er | le bit Interrupt Enab read nable bit nable bit | | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt is 1 = Interrupt is 0 = Interrupt is 1 = Interrupt | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore in A3 Interrupt Er s enabled A2 Interrupt Er s enabled A1 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled II-Time Clock Ir s enabled | le bit Interrupt Enab read nable bit nable bit nable bit | | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 bit 15 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore if A3 Interrupt Er s enabled s disabled A1 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled I-Time Clock Ir s enabled s disabled | le bit Interrupt Enab read hable bit hable bit hable bit | 9 bit | | | |
| bit 25 bit 24 bit 23-20 bit 19 bit 18 bit 17 bit 16 | USBIE: USB 1 = Interrupt is 0 = Interrupt is FCEIE: Flash 1 = Interrupt is 0 = Interrupt is Reserved: W DMA3IE: DM, 1 = Interrupt is 0 = Interrupt | Interrupt Enable s enabled s disabled Control Event s enabled s disabled rite '0'; ignore if A3 Interrupt Er s enabled s disabled A1 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled A0 Interrupt Er s enabled s disabled il-Time Clock Ir s enabled s disabled s disabled s disabled s disabled | le bit Interrupt Enab read nable bit nable bit nable bit | 9 bit | | | |
| REGISTER 8- | 7: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED) |
|--------------------|--|
| bit 13 | I2C2MIE: I2C2 Master Interrupt Request bit |
| | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 12 | I2C2SIE: I2C2 Slave Interrupt Request bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 11 | I2C2BIE: I2C2 Bus Collision Interrupt Request bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 10 | U2TXIE: UART2 Transmitter Interrupt Request bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 9 | U2RXIE: UART2 Receiver Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 8 | U2EIE: UART2 Error Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 7 | SPI2RXIE: SPI2 Receiver Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| h # C | 0 = Interrupt is disabled |
| bit 6 | SPI2TXIE: SPI2 Transmitter Interrupt Enable bit 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 5 | SPI2EIE: SPI2 Error Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 4 | CMP2IE: Comparator 2 Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |
| bit 3 | CMP1IE: Comparator 1 Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 2 | PMPIE: Parallel Master Port Interrupt Enable bit |
| | 1 = Interrupt is enabled0 = Interrupt is disabled |
| bit 1 | AD1IE: Analog-to-Digital 1 Interrupt Enable bit |
| | 1 = Interrupt is enabled |
| | 0 = Interrupt is disabled |
| bit 0 | CNIE: Input Change Interrupt Enable bit |
| | 1 = Interrupt is enabled 0 = Interrupt is disabled |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|---|--|--|--------------------------|----------|--------------|--------|
| | — | _ | | INT0IP<2:0> | | INTOIS | S<1:0> |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | | CS1IP<2:0> | | CS1IS | S<1:0> |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | | CS0IP<2:0> | 10,00 0 | CSOIS | |
| bit 15 | | | | 00011 <2.02 | | 00010 | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | | CTIP<2:0> | | CTIS | <1:0> |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: R = Readab | la hit | W = Writable | hit | P = Programm | abla bit | r = Reserved | hit |
| | | | | - | | I = Reserved | DIL |
| U = Unimple | emented bit | -n = Bit Value | e at POR: ('0', | '1', x = Unknown |) | | |
| | | | | | | | |
| hit 31-29 | Reserved: Wri | ite '0': ignore | read | | | | |
| | Reserved: Wri | - | | hits | | | |
| | INT0IP<2:0>: | External Inter | | bits | | | |
| | INT0IP<2:0>: 111 = Interrupt | External Inter t priority is 7 | | bits | | | |
| | INT0IP<2:0>: | External Inter t priority is 7 t priority is 6 | | bits | | | |
| | INTOIP<2:0>: I 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 4 | | bits | | | |
| bit 31-29 bit 28-26 | INTOIP<2:0>: I 111 = Interrupi 110 = Interrupi 101 = Interrupi 100 = Interrupi 011 = Interrupi | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 | | bits | | | |
| | INTOIP<2:0>: I 111 = Interrupi 110 = Interrupi 101 = Interrupi 100 = Interrupi 011 = Interrupi 010 = Interrupi | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 t priority is 2 | | bits | | | |
| | INTOIP<2:0>: I 111 = Interrupi 110 = Interrupi 101 = Interrupi 100 = Interrupi 011 = Interrupi 010 = Interrupi 010 = Interrupi | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 t priority is 2 t priority is 1 | | bits | | | |
| | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled | rrupt 0 Priority | | | | |
| bit 28-26 | INTOIP<2:0>: I 111 = Interrupi 110 = Interrupi 101 = Interrupi 100 = Interrupi 011 = Interrupi 010 = Interrupi 001 = Interrupi 000 = Interrupi | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter | rrupt 0 Priority rrupt 0 Subprio | | | | |
| bit 28-26 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is | rrupt 0 Priority rrupt 0 Subprio 3 | | | | |
| bit 28-26 | INTOIP<2:0>: I 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 100 = Interrup INTOIS<1:0>: I 11 = Interrupt 01 = Interrupt 01 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled External Inter subpriority is subpriority is | rrupt 0 Priority rrupt 0 Subprio 3 2 1 | | | | |
| bit 28-26 bit 25-24 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 001 = Interrupt 000 = Interrupt INTOIS<1:0>: I 11 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is | rrupt 0 Priority rrupt 0 Subprio 3 2 1 0 | | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrup 110 = Interrup 101 = Interrup 001 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INTOIS<1:0>: I 11 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 001 = Interrupt 000 = Interrupt INTOIS<1:0>: I 11 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INTOIS<1:0>: I 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 3 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is full '0'; ignore Core Software t priority is 7 | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is te '0'; ignore Core Software t priority is 7 t priority is 6 | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 11 = Interrupt 01 = Interrupt 10 = Interrupt 10 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is te '0'; ignore Core Software t priority is 7 t priority is 5 | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is t o'; ignore Core Software t priority is 7 t priority is 5 t priority is 4 | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 11 = Interrupt 01 = Interrupt 10 = Interrupt 10 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 2 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is t o'; ignore Core Software t priority is 7 t priority is 6 t priority is 5 t priority is 3 | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>: I 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INTOIS<1:0>: I 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 10 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is t oricity is 7 t priority is 7 t priority is 5 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 3 t priority is 2 t priority is 3 t priority is 1 | rrupt 0 Priority Trupt 0 Subprio 3 2 1 0 read | rity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INTOIP<2:0>:1 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 000 = Interrupt 000 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is te '0'; ignore Core Software t priority is 7 t priority is 7 t priority is 5 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled | rrupt 0 Priority 7rupt 0 Subprio 3 2 1 0 read 2 1 Interrupt Pt | rity bits iority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INTOIP<2:0>:1 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt 11 = Interrupt 00 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is t oricity is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 3 t priority is 1 t is disabled Core Software | rrupt 0 Priority 3 2 1 0 read e 1 Interrupt Pr | rity bits iority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INTOIP<2:0>:1 111 = Interrupt 110 = Interrupt 101 = Interrupt 101 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt 11 = Interrupt 10 = Interrupt 11 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is t oricity is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 3 t priority is 1 t is disabled Core Software subpriority is 1 t is disabled Core Software subpriority is 1 | rrupt 0 Priority 3 2 1 0 read e 1 Interrupt Pr 3 | rity bits iority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INTOIP<2:0>:1 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt 11 = Interrupt 00 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt | External Inter t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is t oricity is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 3 t priority is 1 t is disabled Core Software subpriority is 1 t is disabled Core Software subpriority is 1 | rrupt 0 Priority rrupt 0 Subprio 3 2 1 0 read e 1 Interrupt Pr 3 2 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 | rity bits iority bits | | | |

REGISTER 8-8: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0 (CONTINUED)

| REGISTER 0 | -0. IFCU. INTERRUFT FRIURITT CUNTRUER |
|------------|--|
| bit 15-13 | Reserved: Write '0'; ignore read |
| bit 12-10 | CS0IP<2:0>: Core Software 0 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | CS0IS<1:0>: Core Software 0 Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| bit 7-5 | Reserved: Write '0'; ignore read |
| bit 4-2 | CTIP<2:0>: Core Timer Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 1-0 | CTIS<1:0>: Core Timer Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |
| | |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|--|---|--|----------------------------|----------|--------------|--------|
| _ | — | | | INT1IP<2:0> | | INT1IS | S<1:0> |
| bit 31 | | | | | | | bit 2 |
| | | | DAMA | DAMO | DAMO | DAMO | DAMO |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | | | OC1IP<2:0> | | 00118 | S<1:0> |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | _ | | IC1IP<2:0> | | IC1IS | <1:0> |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | | | T1IP<2:0> | | T1IS | <1:0> |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | le hit | W = Writable | bit | P = Programm | ahle hit | r = Reserved | bit |
| U = Unimple | | | | '1', x = Unknown | | | DIC |
| | | | | |) | | |
| bit 31-29 | Reserved: Wri | ite '0': ianore | read | | | | |
| bit 28-26 | | - | | | | | |
| 511 20 20 | | | runt 1 Priority | hits | | | |
| | | | rupt 1 Priority | bits | | | |
| | 111 = Interrupt | t priority is 7 | rupt 1 Priority | bits | | | |
| | | t priority is 7 t priority is 6 | rupt 1 Priority | bits | | | |
| | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 4 | rupt 1 Priority | bits | | | |
| | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 | rupt 1 Priority | bits | | | |
| | 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup | t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 t priority is 2 | rupt 1 Priority | bits | | | |
| | 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 | rupt 1 Priority | bits | | | |
| bit 25-24 | 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup | t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 t priority is 2 t priority is 1 t is disabled | | | | | |
| bit 25-24 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter | rupt 1 Subpric | | | | |
| bit 25-24 | 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is | rupt 1 Subprio | | | | |
| bit 25-24 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt INT1IS<1:0>: I 11 = Interrupt 01 = Interrupt 01 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is | rupt 1 Subpric 3 2 1 | | | | |
| | 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT1IS<1:0>: 11 = Interrupt 01 = Interrupt 00 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 4 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is | rupt 1 Subpric 3 2 1 0 | | | | |
| bit 23-21 | <pre>111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt INT1IS<1:0>: 11 = Interrupt 01 = Interrupt 00 = Inter</pre> | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is priority is subpriority is subpriority is subpriority is | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 01 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore Output Comp t priority is 7 | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 01 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore Output Comp t priority is 7 t priority is 6 | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 01 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is t o'; ignore Output Comp t priority is 7 t priority is 5 | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 01 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is t priority is 7 t priority is 5 t priority is 4 | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupi 110 = Interrupi 101 = Interrupi 100 = Interrupi 011 = Interrupi 010 = Interrupi 001 = Interrupi 000 = Interrupi 111 = Interrupi 00 = Interrupi 00 = Interrupi 00 = Interrupi 00 = Interrupi 01 = Interrupi 111 = Interrupi 100 = Interrupi 100 = Interrupi 100 = Interrupi 101 = Interrupi 101 = Interrupi 101 = Interrupi 101 = Interrupi 100 = Interrupi 100 = Interrupi 100 = Interrupi 100 = Interrupi 100 = Interrupi 100 = Interrupi | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is t priority is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 2 | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 111 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 111 = Interrupt 00 = Interrupt 100 = Interrupt 100 = Interrupt 100 = Interrupt 101 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | t priority is 7 t priority is 6 t priority is 6 t priority is 5 t priority is 3 t priority is 2 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is t priority is 7 t priority is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 1 | rupt 1 Subprio 3 2 1 0 read | rity bits | | | |
| bit 23-21 bit 20-18 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt INT1IS<1:0>: If 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: Writ OC1IP<2:0>: O 111 = Interrupt 100 = Interrupt 101 = Interrupt 001 = Interrupt 001 = Interrupt 000 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is t priority is 7 t priority is 7 t priority is 5 t priority is 4 t priority is 3 t priority is 1 t priority is 1 t is disabled | rupt 1 Subprid 3 2 1 0 read are 1 Interrupt | rity bits Priority bits | | | |
| bit 25-24 bit 23-21 bit 20-18 bit 17-16 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt 10 = Interrupt 00 = Interrupt 10 = Interrupt 00 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled Output Comp | rupt 1 Subpric 3 2 1 0 read are 1 Interrupt are 1 Interrupt | rity bits | | | |
| bit 23-21 bit 20-18 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is 7 t priority is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled Output Comp subpriority is 1 | rupt 1 Subprio 3 2 1 0 read are 1 Interrupt are 1 Interrupt 3 | rity bits Priority bits | | | |
| bit 23-21 bit 20-18 | 111 = Interrupt 110 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 001 = Interrupt 000 = Interrupt 11 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt 10 = Interrupt 00 = Interrupt 10 = Interrupt 00 = Interrupt | t priority is 7 t priority is 6 t priority is 5 t priority is 3 t priority is 3 t priority is 2 t priority is 2 t priority is 1 t is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is 7 t priority is 7 t priority is 7 t priority is 5 t priority is 3 t priority is 3 t priority is 1 t is disabled Output Comp subpriority is 1 | rupt 1 Subprio 3 2 1 0 read are 1 Interrupt are 1 Interrupt 3 2 | rity bits Priority bits | | | |

REGISTER 8-9: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1 (CONTINUED)

| INE OID I EIN U | |
|-----------------|--|
| bit 15-13 | Reserved: Write '0'; ignore read |
| bit 12-10 | IC1IP<2:0>: Input Compare 1 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | IC1IS<1:0>: Input Compare 1 Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| bit 7-5 | Reserved: Write '0'; ignore read |
| bit 4-2 | T1IP<2:0>: Timer1 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 101 = Interrupt priority is 5 |
| | 101 = Interrupt priority is 3 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 1-0 | T1IS<1:0>: Timer1 Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|--|---|---|------------------|----------|--------------|--------|
| _ | | | | INT2IP<2:0> | | INT2IS | S<1:0> |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | — | _ | | OC2IP<2:0> | | OC2IS | 6<1:0> |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | | | IC2IP<2:0> | | IC2IS | <1:0> |
| bit 15 | | | | | | 1 | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | | | T2IP<2:0> | | T2IS- | <1:0> |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | le bit | W = Writable | e bit | P = Programm | able bit | r = Reserved | bit |
| U = Unimple | emented bit | -n = Bit Valu | e at POR: ('0'. | '1', x = Unknown | | | |
| | | | | , | , | | |
| | | | | | | | |
| bit 31-29 | Reserved: W | 'rite '0': ianore | read | | | | |
| | | rite '0'; ignore | | bits | | | |
| | INT2IP<2:0>: | External Inte | read rrupt 2 Priority | bits | | | |
| | | External Interpt priority is 7 | | bits | | | |
| | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 | | bits | | | |
| | INT2IP<2:0>: 111 = Interru 110 = Interru 101 = Interru 100 = Interru | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 | | bits | | | |
| bit 31-29 bit 28-26 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 | | bits | | | |
| | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 | | bits | | | |
| | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 001 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 | | bits | | | |
| bit 28-26 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled | rrupt 2 Priority | | | | |
| bit 28-26 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT2IS<1:0>: | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled External Interpt | rrupt 2 Priority rrupt 2 Subpric | | | | |
| bit 31-29 bit 28-26 bit 25-24 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrupt 10 = Interrupt | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is | rrupt 2 Priority rrupt 2 Subpric 3 2 | | | | |
| bit 28-26 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 10 = Interrup 01 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is | rrupt 2 Priority rrupt 2 Subpric 3 2 1 | | | | |
| bit 28-26 bit 25-24 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 | | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt | External Interpt priority is 7 pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is cupriority is subpriority is cupriority is | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 00 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is 7 | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 10 = Interrup 00 = Interrup 11 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is cubpriority is frite '0'; ignore Output Comp pt priority is 7 pt priority is 6 | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 01 = Interrup 01 = Interrup 00 = Interrup 01 = Interrup 10 = Interrup 01 = Interrup 10 = Interrup 01 = Interrup 10 = Interrup 11 = Interrup 10 = Interrup 11 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 5 | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 10 = Interrup 00 = Interrup 11 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 5 pt priority is 4 | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 10 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 11 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 00 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read pare 2 Interrupt | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 00 = Interrup | External Interpt priority is 7 pt priority is 6 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read pare 2 Interrupt | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INT2IP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 100 = Interrup 100 = Interrup 100 = Interrup 100 = Interrup 001 = Interrup 001 = Interrup 001 = Interrup 001 = Interrup 001 = Interrup 001 = Interrup 011 = Interrup 011 = Interrup 011 = Interrup 011 = Interrup | External Interpt priority is 7 pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is frite '0'; ignore Output Comp pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp t subpriority is 1 pt is disabled Output Comp t subpriority is 1 | rrupt 2 Subpric 3 2 1 0 read pare 2 Interrupt 3 | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INT2IP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT2IS<1:0>: 11 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 10 = Interrup 00 = Interrup | External Interpt priority is 7 pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is frite '0'; ignore Output Comp pt priority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp st subpriority is 1 pt is disabled Output Comp st subpriority is 1 pt is disabled | rrupt 2 Priority rrupt 2 Subpric 3 2 1 0 read pare 2 Interrupt 3 2 | ority bits | | | |

REGISTER 8-10: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2 (CONTINUED)

| bit 15-13 | Reserved: Write '0': ignore read |
|-----------|--|
| bit 12-10 | IC2IP<2:0>: Input Compare 2 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | IC2IS<1:0>: Input Compare 2 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |
| bit 7-5 | Reserved: Write '0'; ignore read |
| bit 4-2 | T2IP<2:0>: Timer2 Interrupt Priority bits |
| | <pre>111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled</pre> |
| bit 1-0 | T2IS<1:0>: Timer2 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |

| | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------------------------------|---|--|---|-------------------------------|----------|--------------|--------|
| — | | _ | | INT3IP<2:0> | | INT3IS | S<1:0> |
| oit 31 | | | | | | 1 | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | | OC3IP<2:0> | | OC3IS | S<1:0> |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | 10100 | IC3IP<2:0> | 10,00 0 | | <1:0> |
| bit 15 | | | | 10311 <2.02 | | 10010 | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | _ | | T3IP<2:0> | | T3IS- | <1:0> |
| bit 7 | | | | | | • | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | e bit | P = Programm | able bit | r = Reserved | bit |
| U = Unimple | emented bit | -n = Bit Valu | e at POR: ('0', | '1', x = Unknown |) | | |
| | | | | | | | |
| oit 31-29 | Reserved: W | rite '0'; ignore | read | | | | |
| bit 28-26 | INT3IP<2:0>: | External Inte | rrupt 3 Priority | bits | | | |
| | 111 - Interrur | | | | | | |
| | | ot Priority is 7 | | | | | |
| | 110 = Interrup | ot Priority is 6 | | | | | |
| | 110 = Interrup 101 = Interrup | ot Priority is 6 ot Priority is 5 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup | ot Priority is 6 ot Priority is 5 ot Priority is 4 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup | ot Priority is 6 ot Priority is 5 ot Priority is 4 ot Priority is 3 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup | ot Priority is 6 ot Priority is 5 ot Priority is 4 ot Priority is 3 ot Priority is 2 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup | ot Priority is 6 ot Priority is 5 ot Priority is 4 ot Priority is 3 ot Priority is 2 ot Priority is 1 | | | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: | ot Priority is 6 ot Priority is 5 ot Priority is 4 ot Priority is 3 ot Priority is 2 ot Priority is 1 ot is disabled External Inte | rrupt 3 Subpric | | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup INT3IS<1:0>: 11 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is | rrupt 3 Subpric 3 | | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is subpriority is | rrupt 3 Subpric 3 2 | | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 5 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is subpriority is subpriority is | rrupt 3 Subpric 3 2 1 | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt | ot Priority is 6 ot Priority is 5 ot Priority is 3 ot Priority is 3 ot Priority is 2 ot Priority is 1 ot is disabled External Inte subpriority is subpriority is subpriority is | rrupt 3 Subpric 3 2 1 0 | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inter subpriority is subpriority is subpriority is subpriority is rite '0'; ignore | rrupt 3 Subpric 3 2 1 0 | prity bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore Output Comp | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 11 = Interrupt 11 = Interrupt 11 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp bt Priority is 6 | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 11 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp bt Priority is 6 bt Priority is 5 | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 25-24 bit 23-21 bit 20-18 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp bt Priority is 7 bt Priority is 5 bt Priority is 4 | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt | bt Priority is 6 bt Priority is 5 bt Priority is 3 bt Priority is 3 bt Priority is 2 bt Priority is 2 bt Priority is 1 bt is disabled External Inte subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore Output Comp bt Priority is 7 bt Priority is 5 bt Priority is 3 | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: WW OC3IP<2:0>: 111 = Interrupt 100 = Interrupt 100 = Interrupt 000 = Interrupt | by Priority is 6 by Priority is 5 by Priority is 3 by Priority is 3 by Priority is 2 by Priority is 2 by Priority is 1 by is disabled External Inte subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 by Priority is 5 by Priority is 3 by Priority is 3 by Priority is 2 | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt | by Priority is 6 by Priority is 5 by Priority is 3 by Priority is 3 by Priority is 2 by Priority is 2 by Priority is 1 by is disabled External Inte subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 by Priority is 7 by Priority is 5 by Priority is 3 by Priority is 3 by Priority is 2 by Priority is 1 | rrupt 3 Subpric 3 2 1 0 read pare 3 Interrupt | prity bits | | | |
| bit 23-21 bit 20-18 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: WW OC3IP<2:0>: 111 = Interrupt 100 = Interrupt 101 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | by Priority is 6 by Priority is 5 by Priority is 3 by Priority is 3 by Priority is 2 by Priority is 2 by Priority is 1 by is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is output Comp by Priority is 7 by Priority is 5 by Priority is 5 by Priority is 3 by Priority is 1 by Priority is 1 by Priority is 1 by Stabled | rrupt 3 Subpric 3 2 1 0 e read bare 3 Interrupt | prity bits | | | |
| bit 23-21 bit 20-18 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: WW OC3IP<2:0>: 111 = Interrupt 100 = Interrupt 101 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | ot Priority is 6 ot Priority is 5 ot Priority is 3 ot Priority is 3 ot Priority is 2 ot Priority is 2 ot Priority is 1 ot is disabled External Inte subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 ot Priority is 7 ot Priority is 7 ot Priority is 5 ot Priority is 5 ot Priority is 3 ot Priority is 3 ot Priority is 1 ot is disabled Output Comp | rrupt 3 Subpric 3 2 1 0 read bare 3 Interrupt | ority bits t Priority bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup INT3IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 00 = Interrupt | bet Priority is 6 bet Priority is 5 bet Priority is 5 bet Priority is 3 bet Priority is 3 bet Priority is 2 bet Priority is 2 bet Priority is 1 bet is disabled External Inter subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 bet Priority is 7 bet Priority is 7 bet Priority is 5 bet Priority is 5 bet Priority is 3 bet Priority is 3 bet Priority is 1 bet is disabled Output Comp subpriority is 1 bet is disabled Output Comp subpriority is 3 | rrupt 3 Subprid 3 2 1 0 read pare 3 Interrupt 3 2 | ority bits t Priority bits | | | |

REGISTER 8-11: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3 (CONTINUED)

| bit 15-13 | Reserved: Write '0'; ignore read |
|-----------|---|
| bit 12-10 | IC3IP<2:0>: Input Compare 3 Interrupt Priority bits |
| | 111 = Interrupt Priority is 7 |
| | 110 = Interrupt Priority is 6 |
| | 101 = Interrupt Priority is 5 |
| | 100 = Interrupt Priority is 4 |
| | 011 = Interrupt Priority is 3 |
| | 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | IC3IS<1:0>: Input Compare 3 Interrupt Subpriority bits |
| bit 0 0 | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| bit 7-5 | Reserved: Write '0'; ignore read |
| bit 4-2 | T3IP<2:0>: Timer3 Interrupt Priority bits |
| | 111 = Interrupt Priority is 7 |
| | |
| | 110 = Interrupt Priority is 6 |
| | 110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 |
| | 110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 |
| | 110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 |
| | 110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 |
| | <pre>110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1</pre> |
| bit 1-0 | 110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1 000 = Interrupt is disabled |
| bit 1-0 | <pre>110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1 000 = Interrupt is disabled T3IS<1:0>: Timer3 Interrupt Subpriority bits</pre> |
| bit 1-0 | 110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1 000 = Interrupt is disabled |
| bit 1-0 | <pre>110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1 000 = Interrupt is disabled T3IS<1:0>: Timer3 Interrupt Subpriority bits 11 = Interrupt subpriority is 3</pre> |
| bit 1-0 | <pre>110 = Interrupt Priority is 6 101 = Interrupt Priority is 5 100 = Interrupt Priority is 4 011 = Interrupt Priority is 3 010 = Interrupt Priority is 2 001 = Interrupt Priority is 1 000 = Interrupt is disabled T3IS<1:0>: Timer3 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2</pre> |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|---|--|---|-----------------------------|----------|--------------|--------|
| — | _ | — | | INT4IP<2:0> | | INT4I | S<1:0> |
| oit 31 | | | | | | | bit 24 |
| r-x | r-x | r_v | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | r-x | 10/00-0 | OC4IP<2:0> | 11/00-0 | | S<1:0> |
| oit 23 | | | | 00411 <2.02 | | 00410 | bit 1 |
| | | | - | D 444 A | - | 5 444 5 | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| - | — | | | IC4IP<2:0> | | IC4IS | 5<1:0> |
| bit 15 | | | | | | | bit |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | | _ | | T4IP<2:0> | | T4IS | <1:0> |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ogondi | | | | | | | |
| Legend: R = Readab | la hit | M = Mritable | , hit | D - Drogromm | ahla hit | r – Bosonvod | hit |
| | | W = Writable | | P = Programm | | r = Reserved | DIT |
| U = Unimple | emented bit | -n = Bit Value | e at POR: ('0', | '1', x = Unknown |) | | |
| bit 31-29 | Reserved: W | lrito (0): ignoro | rood | | | | |
| | | | lead | | | | |
| | | - | | hits | | | |
| | INT4IP<2:0> | : External Inter | | bits | | | |
| | INT4IP<2:0> 111 = Interru | : External Inter pt priority is 7 | | bits | | | |
| | INT4IP<2:0> 111 = Interru 110 = Interru | : External Inter | | bits | | | |
| | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 | | bits | | | |
| | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 | | bits | | | |
| | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 | | bits | | | |
| | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 | | bits | | | |
| bit 28-26 | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 | rrupt 4 Priority | | | | |
| bit 28-26 | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru INT4IS<1:0> | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled | rrupt 4 Priority rrupt 4 Subprio | | | | |
| bit 25-24 | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is | rrupt 4 Priority rrupt 4 Subprio 3 2 | | | | |
| bit 28-26 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 01 = Interrup 01 = Interrup | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is | rrupt 4 Priority rrupt 4 Subprio 3 2 1 | | | | |
| bit 28-26 bit 25-24 | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 010 = Interru 010 = Interru 001 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 01 = Interrup 00 = Interrup 00 = Interrup | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is | rrupt 4 Priority rrupt 4 Subpric 3 2 1 0 | | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 101 = Interru 011 = Interru 010 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 01 = Interrup 00 = Interrup | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 010 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 11 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is frite '0'; ignore c Output Comp pt priority is 7 | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 010 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 11 = Interrup 00 = Interrup 11 = Interrup 11 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 6 | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 001 = Interru 001 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 11 = Interru 100 = Interru 100 = Interru 100 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is frite '0'; ignore c Output Comp pt priority is 7 | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 00 = Interrup 10 = Interru 100 = Interru 001 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 5 pt priority is 3 | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 00 = Interru 100 = Interru 001 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interru 100 = Interru 001 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 1 | rrupt 4 Priority Trupt 4 Subprio 3 2 1 0 read | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INT4IP<2:0> 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interru NOC4IP<2:0>: 111 = Interru 100 = Interru 100 = Interru 001 = Interru 001 = Interru 001 = Interru 001 = Interru 000 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is coutput Comp pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled | rrupt 4 Priority 3 2 1 0 read are 4 Interrupt | ority bits Priority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 001 = Interru 000 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interru 100 = Interru 001 = Interru 001 = Interru 001 = Interru 000 = Interru 000 = Interru 000 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is function t priority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled c Output Comp | rrupt 4 Priority rrupt 4 Subprio 3 2 1 0 read are 4 Interrupt are 4 Interrupt | ority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 001 = Interru 000 = Interru 000 = Interru 000 = Interru INT4IS<1:0> 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interru 100 = Interru 001 = Interru 001 = Interru 000 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled c Output Comp t subpriority is 1 pt is disabled c Output Comp t subpriority is 1 | rrupt 4 Priority rrupt 4 Subprio 3 2 1 0 read are 4 Interrupt 3 | ority bits Priority bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | INT4IP<2:0> 111 = Interru 100 = Interru 100 = Interru 001 = Interru 000 = Interru 000 = Interru 000 = Interru 100 = Interru 100 = Interru 100 = Interru 000 = Interru 000 = Interru 000 = Interru 100 = Interru 001 = Interru 001 = Interru 000 = Interru | External Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled External Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is function t priority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled c Output Comp | rrupt 4 Priority rrupt 4 Subprio 3 2 1 0 read are 4 Interrupt 3 2 | ority bits Priority bits | | | |

REGISTER 8-12: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4 (CONTINUED)

| Reserved: Write '0'; ignore read |
|--|
| IC4IP<2:0>: Input Compare 4 Interrupt Priority bits |
| <pre>111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1</pre> |
| 000 = Interrupt is disabled |
| IC4IS<1:0>: Input Compare 4 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |
| Reserved: Write '0'; ignore read |
| T4IP<2:0>: Timer4 Interrupt Priority bits |
| <pre>111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled</pre> |
| T4IS<1:0>: Timer4 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 |
| |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------------------|---|--|--|------------------|----------|--------------|--------|
| | | _ | | SPI1IP<2:0> | | SPI1IS | S<1:0> |
| oit 31 | | | | | | ł | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | _ | _ | | OC5IP<2:0> | | OC5IS | S<1:0> |
| bit 23 | | | | | | 1 | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | _ | | IC5IP<2:0> | | IC5IS- | <1:0> |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | _ | _ | | T5IP<2:0> | | T5IS< | <1:0> |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | e bit | P = Programm | able bit | r = Reserved | bit |
| U = Unimple | emented bit | -n = Bit Valu | e at POR: ('0', | '1', x = Unknown |) | | |
| | | | | | | | |
| bit 31-29 | Reserved: W | rite '0'; ignore | read | | | | |
| bit 28-26 | SPI1IP<2:0>: | - | | | | | |
| | | | | | | | |
| | 111 = Interrup | ot priority is 7 | in nonty bits | | | | |
| | 110 = Interrup | ot priority is 6 | in nonty bits | | | | |
| | 110 = Interrup 101 = Interrup | ot priority is 6 ot priority is 5 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 | | | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled | ot Subpriority b | its | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup SPI1IS<1:0>: 11 = Interrupt | ot priority is 6 ot priority is 5 ot priority is 3 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled SPI1 Interrup subpriority is | ot Subpriority b 3 | its | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt | ot priority is 6 ot priority is 5 ot priority is 3 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled SPI1 Interrup subpriority is subpriority is | ot Subpriority b 3 2 | its | | | |
| bit 25-24 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt | ot priority is 6 ot priority is 5 ot priority is 3 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled SPI1 Interrup subpriority is subpriority is subpriority is | ot Subpriority b 3 2 1 | its | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is | ot Subpriority b 3 2 1 0 | its | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt WRESERVED: W | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is | ot Subpriority b 3 2 1 0 read | | | | |
| | 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp | ot Subpriority b 3 2 1 0 | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 01 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp pt priority is 7 | ot Subpriority b 3 2 1 0 read | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp bt priority is 7 bt priority is 6 | ot Subpriority b 3 2 1 0 read | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 100 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 2 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp bt priority is 7 bt priority is 5 bt priority is 4 | ot Subpriority b 3 2 1 0 read | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 100 = Interrupt 100 = Interrupt 100 = Interrupt 101 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp of priority is 7 bt priority is 5 bt priority is 5 bt priority is 3 | ot Subpriority b 3 2 1 0 read | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 100 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is rite '0'; ignore Output Comp of priority is 7 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 2 | ot Subpriority b 3 2 1 0 read | | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 101 = Interrupt 100 = Interrupt 010 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 bt priority is 7 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 2 bt priority is 1 | ot Subpriority b 3 2 1 0 read | | | | |
| bit 23-21 bit 20-18 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 001 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 100 = Interrupt 101 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 bt priority is 6 bt priority is 5 bt priority is 3 bt priority is 1 bt is disabled | ot Subpriority b 3 2 1 0 read pare 5 Interrupt | Priority bits | | | |
| bit 23-21 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 100 = Interrupt 100 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 2 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 bt priority is 7 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 1 bt is disabled Output Comp | ot Subpriority b 3 2 1 0 read oare 5 Interrupt | | | | |
| bit 23-21 bit 20-18 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 101 = Interrupt 101 = Interrupt 101 = Interrupt 001 = Interrupt 000 = Interrupt 000 = Interrupt 000 = Interrupt 000 = Interrupt 001 = Interrupt 000 = Interrupt 011 = Interrupt 000 = Interrupt 011 = Interrupt 011 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 bt priority is 7 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 1 bt is disabled Output Comp subpriority is 1 bt is disabled Output Comp subpriority is 1 bt is disabled | ot Subpriority b 3 2 1 0 read bare 5 Interrupt | Priority bits | | | |
| bit 23-21 bit 20-18 | 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup SPI1IS<1:0>: 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt Reserved: W OC5IP<2:0>: 111 = Interrupt 100 = Interrupt 100 = Interrupt 100 = Interrupt 001 = Interrupt 000 = Interrupt | bt priority is 6 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 2 bt priority is 1 bt is disabled SPI1 Interrup subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is 7 bt priority is 7 bt priority is 7 bt priority is 5 bt priority is 5 bt priority is 3 bt priority is 3 bt priority is 1 bt is disabled Output Comp subpriority is 1 bt is disabled Output Comp subpriority is 3 bt priority is 1 bt is disabled Output Comp subpriority is 3 | ot Subpriority b 3 2 1 0 read pare 5 Interrupt 3 2 | Priority bits | | | |

REGISTER 8-13: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5 (CONTINUED)

| INE OIOTEN O | |
|--------------------|--|
| bit 15-13 | Reserved: Write '0'; ignore read |
| bit 12-10 | IC5IP<2:0>: Input Compare 5 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | IC5IS<1:0>: Input Compare 5 Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| | |
| bit 7-5 | Reserved: Write '0'; ignore read |
| bit 7-5 bit 4-2 | Reserved: Write '0'; ignore read T5IP<2:0>: Timer5 Interrupt Priority bits |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 |
| bit 4-2 | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled |
| bit 4-2 | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled T5IS<1:0>: Timer5 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 |
| bit 4-2 | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled T5IS<1:0>: Timer5 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 3 10 = Interrupt subpriority is 1 |
| bit 4-2 | T5IP<2:0>: Timer5 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled T5IS<1:0>: Timer5 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|---|---|--|---------------------|----------|--------------|--------|
| _ | — | _ | | AD1IP<2:0> | | AD1IS | S<1:0> |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | — | — | | CNIP<2:0> | | CNIS | <1:0> |
| oit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | — | _ | | I2C1IP<2:0> | | I2C1IS | S<1:0> |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | _ | | U1IP<2:0> | | U1IS- | |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| _egend: | | | | | | | |
| R = Readabl | le bit | W = Writable | e bit | P = Programm | able bit | r = Reserved | bit |
| U = Unimple | | | | '1', x = Unknown | | | |
| | | n – Bit Valu | | | ') | | |
| oit 31-29 | Reserved: Wr | ita '0': ianara | wa a d | | | | |
| JIL 31-29 | Reserved. W | | | | | | |
| | | | | Dei e site e bite | | | |
| bit 28-26 | AD1IP<2:0>: | Analog-to-Dig | | Priority bits | | | |
| bit 28-26 | AD1IP<2:0>: 111 = Interrup | Analog-to-Dig ot priority is 7 | | Priority bits | | | |
| bit 28-26 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup | Analog-to-Dig ot priority is 7 ot priority is 6 | | Priority bits | | | |
| bit 28-26 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup | Analog-to-Dig ot priority is 7 ot priority is 6 ot priority is 5 | | Priority bits | | | |
| bit 28-26 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup | Analog-to-Dig ot priority is 7 ot priority is 6 ot priority is 5 ot priority is 4 | | Priority bits | | | |
| bit 28-26 | AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD11 = Interrup 100 = Interrup 100 = Interrup 001 = Interrup 010 = Interrup 010 = Interrup | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 4 of priority is 3 of priority is 2 | | Priority bits | | | |
| bit 28-26 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 001 = Interrup | Analog-to-Dig ot priority is 7 ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 | | Priority bits | | | |
| | AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD11 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 4 of priority is 3 of priority is 2 of priority is 1 of solution | ital 1 Interrupt | | | | |
| | AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD11 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup AD1IS<1:0>: AD1 | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig | jital 1 Interrupt jital 1 Subprior | | | | |
| | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup AD1IS<1:0>: / 11 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is | jital 1 Interrupt jital 1 Subprior 3 | | | | |
| | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup AD1IS<1:0>: / 11 = Interrupt 10 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is | jital 1 Interrupt jital 1 Subprior 3 2 | | | | |
| | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup AD1IS<1:0>: / 11 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is | jital 1 Interrupt jital 1 Subprior 3 2 1 | | | | |
| bit 25-24 | AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD11 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrup AD1IS<1:0>: AD1IS<1:0>: AD1IS<1: | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 2 of priority is 1 of ris disabled Analog-to-Dig subpriority is subpriority is subpriority is | jital 1 Interrupt jital 1 Subprior 3 2 1 0 | | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup AD1IS<1:0>: / 11 = Interrupt 10 = Interrupt 00 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is not change I | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup AD1IS<1:0>: / 11 = Interrupt 10 = Interrupt 00 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is net '0'; ignore oput Change I of priority is 7 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: A 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 10 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore oput Change I of priority is 7 of priority is 5 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: A 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is rite '0'; ignore oput Change I of priority is 7 of priority is 5 of priority is 5 of priority is 4 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | AD1IP<2:0>: A 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore oput Change I of priority is 7 of priority is 5 of priority is 5 of priority is 3 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: A 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore of priority is 7 of priority is 5 of priority is 5 of priority is 3 of priority is 3 of priority is 2 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: A 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 10 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 5 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read | ity bits | | | |
| bit 25-24 bit 23-21 | AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD11= Interrup 100 = Interrup 100 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup 000 = Interrup AD1IS<1:0>: AD1IS<1:0>: AD1IS<1: | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore of priority is 7 of priority is 7 of priority is 5 of priority is 5 of priority is 3 of priority is 2 of priority is 2 of priority is 3 of priority is 1 of siabled | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read nterrupt Priorit | ity bits ry bits | | | |
| bit 25-24 bit 23-21 bit 20-18 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 10 = Interrupt 00 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore oput Change I of priority is 5 of priority is 5 of priority is 3 of priority is 2 of priority is 3 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read nterrupt Priorit | ity bits ry bits | | | |
| bit 25-24 bit 23-21 bit 20-18 | AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD1IP<2:0>: AD11= Interrup 100 = Interrup 100 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup 000 = Interrup AD1IS<1:0>: AD1IS<1:0>: AD1IS<1: | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore oput Change I of priority is 5 of priority is 5 of priority is 3 of priority is 3 of priority is 1 of is disabled oput Change S subpriority is 1 | ital 1 Interrupt jital 1 Subprior 3 2 1 0 read nterrupt Priorit Subpriority bits 3 | ity bits ry bits | | | |
| bit 25-24 bit 23-21 bit 20-18 | AD1IP<2:0>: / 111 = Interrup 110 = Interrup 101 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrupt 000 = Interrupt 11 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 11 = Interrupt 10 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 00 = Interrupt 01 = Interrupt | Analog-to-Dig of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 2 of priority is 1 of is disabled Analog-to-Dig subpriority is subpriority is subpriority is subpriority is subpriority is fite '0'; ignore of priority is 7 of priority is 7 of priority is 5 of priority is 5 of priority is 3 of priority is 3 of priority is 1 of is disabled oput Change 5 subpriority is subpriority is subpriority is to subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is subpriority is | pital 1 Interrupt pital 1 Subprior 3 2 1 0 read nterrupt Priorit Subpriority bits 3 2 1 | ity bits ry bits | | | |

REGISTER 8-14: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6 (CONTINUED)

| REGISTER 8- | 14: IPC6: INTERRUPT PRIORITY COI |
|-------------|--|
| bit 15-13 | Reserved: Write '0'; ignore read |
| bit 12-10 | I2C1IP<2:0>: I2C1 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 010 = Interrupt priority is 2 |
| | 010 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | I2C1IS<1:0>: I2C1 Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| bit 7-5 | Reserved: Write '0'; ignore read |
| | ······································ |
| bit 4-2 | U1IP<2:0>: UART1 Interrupt Priority bits |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 |
| bit 4-2 | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled |
| bit 4-2 | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled U1IS<1:0>: UART1 Interrupt Subpriority bits |
| bit 4-2 | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled U1IS<1:0>: UART1 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 3 10 = Interrupt subpriority is 1 |
| bit 4-2 | U1IP<2:0>: UART1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled U1IS<1:0>: UART1 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 R | /W-0 |
|-------------|--|--|------------------|------------------|----------|------------------|-------|
| — | _ | — | | SPI2IP<2:0> | | SPI2IS<1:0 | > |
| it 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 R | /W-0 |
| — | | _ | | CMP2IP<2:0> | | CMP2IS<1:0 |)> |
| oit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 R | /W-0 |
| | — | — | | CMP1IP<2:0> | | CMP1IS<1:0 | |
| oit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | | /W-0 |
| | — | | | PMPIP<2:0> | | PMPIS<1:0 | |
| it 7 | | | | | | | bit |
| | | | | | | | |
| egend: | | | | | | | |
| R = Readabl | le bit | W = Writable | e bit | P = Programm | able bit | r = Reserved bit | |
| J = Unimple | mented bit | -n = Bit Valu | e at POR: ('0', | '1', x = Unknown |) | | |
| | | | | | | | |
| it 31-29 | Reserved: Wi | rite '0'; ignore | read | | | | |
| oit 28-26 | SPI2IP<2:0>: | SPI2 Interrup | ot Priority bits | | | | |
| | 111 = Interrup | • • | | | | | |
| | 110 = Interrup | | | | | | |
| | 101 = Interrup 100 = Interrup | | | | | | |
| | 011 = Interrup | | | | | | |
| | 010 = Interrup | ot priority is 2 | | | | | |
| | 001 = Interrup | • • | | | | | |
| | 000 = Interrup | | | •. | | | |
| oit 25-24 | SPI2IS<1:0>: | • | | DITS | | | |
| | 11 = Interrupt 10 = Interrupt | | | | | | |
| | 01 = Interrupt | | | | | | |
| | 00 = Interrupt | | | | | | |
| oit 23-21 | Reserved: Wi | rite '0'; ignore | read | | | | |
| oit 20-18 | CMP2IP<2:0> | Compare 2 | Interrupt Prior | ity bits | | | |
| | 111 = Interrur | | | | | | |
| | | ot priority is 7 | | | | | |
| | 110 = Interrup | ot priority is 6 | | | | | |
| | 110 = Interrup 101 = Interrup | ot priority is 6 ot priority is 5 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 | | | | | |
| | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 | | | | | |
| oit 17-16 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled | Interrupt Subp | priority bits | | | |
| bit 17-16 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup CMP2IS<1:0> 11 = Interrupt | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled •• Compare 2 subpriority is | 3 | priority bits | | | |
| bit 17-16 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup CMP2IS<1:0 > | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled •: Compare 2 subpriority is subpriority is | 3 2 | priority bits | | | |
| it 17-16 | 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup CMP2IS<1:0> 11 = Interrupt 10 = Interrupt | ot priority is 6 ot priority is 5 ot priority is 4 ot priority is 3 ot priority is 2 ot priority is 1 ot is disabled •: Compare 2 subpriority is subpriority is | 3 2 | priority bits | | | |

REGISTER 8-15: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7 (CONTINUED)

- bit 15-13 Reserved: Write '0'; ignore read bit 12-10 CMP1IP<2:0>: Compare 1 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled bit 9-8 CMP1IS<1:0>: Compare 1 Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0 bit 7-5 Reserved: Write '0'; ignore read bit 4-2 PMPIP<2:0>: Parallel Master Port Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled bit 1-0 PMPIS<1:0>: Parallel Master Port Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1
 - 00 = Interrupt subpriority is 0

| | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------------------|--|---|---|--|----------|------------------|-------|
| — | | | | RTCCIP<2:0> | | RTCCIS< | 1:0> |
| bit 31 | | | | | | | bit 2 |
| r v | rv | r v | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| r-x | r-x | r-x | N/W-0 | FSCMIP<2:0> | N/W-U | FSCMIS< | |
| bit 23 | | | | 1 001011 <2.02 | | 1 301/113< | bit 1 |
| | | | - | 5444.6 | - | D 444 e | 5444 |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | _ | | I2C2IP<2:0> | | I2C2IS<1 | |
| bit 15 | | | | | | | bit |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | _ | — | | U2IP<2:0> | | U2IS<1: | 0> |
| bit 7 | | • | | | | | bit |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Programma | able bit | r = Reserved bit | |
| U = Unimple | mented bit | -n = Bit Value | e at POR: ('0'. | '1', x = Unknown) | | | |
| | | | | . , | | | |
| bit 31-29 | Reserved: W | rite '0'; ignore | read | | | | |
| bit 28-26 | | >: Real-Time C | | Priority bits | | | |
| | 111 = Interru | | | , | | | |
| | 110 = Interru | | | | | | |
| | 101 = Interru | | | | | | |
| | 100 = Interru | | | | | | |
| | 011 = Interrup | | | | | | |
| | 010 = Interru 001 = Interru | | | | | | |
| | 000 = Interru | | | | | | |
| bit 25-24 | | | | | | | |
| | | | Clock Interrupt | subpriority bits | | | |
| | 11 = Interrupt | | | subpriority bits | | | |
| | | t subpriority is | 3 | subpriority bits | | | |
| | 10 = Interrupt 01 = Interrupt | t subpriority is t subpriority is t subpriority is | 3 2 1 | subpriority bits | | | |
| | 10 = Interrupt 01 = Interrupt | t subpriority is t subpriority is | 3 2 1 | subpriority bits | | | |
| bit 23-21 | 10 = Interrupt 01 = Interrupt 00 = Interrupt | t subpriority is t subpriority is t subpriority is | 3 2 1 0 | subpriority bits | | | |
| bit 23-21 bit 12-10 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 'rite '0'; ignore | 3 2 1 0 read | subpriority bits nterrupt Priority bits | 5 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0 111 = Interrupt | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 'rite '0'; ignore >: Fail-Safe Cl pt priority is 7 | 3 2 1 0 read | | 5 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0 111 = Interrup 110 = Interrup | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is trite '0'; ignore >: Fail-Safe Cl pt priority is 7 pt priority is 6 | 3 2 1 0 read | | 5 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0: 111 = Interrup 110 = Interrup 101 = Interrup | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is trite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 6 pt priority is 5 | 3 2 1 0 read | | 5 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is trite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 | 3 2 1 0 read | | 3 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0: 111 = Interrupt 101 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t rite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 | 3 2 1 0 read | | 5 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t rite '0'; ignore Fail-Safe Cl pt priority is 7 pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 2 | 3 2 1 0 read | | 3 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0: 111 = Interrupt 101 = Interrupt 101 = Interrupt 100 = Interrupt 011 = Interrupt 010 = Interrupt 010 = Interrupt | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is trite '0'; ignore Trite '0'; ignore | 3 2 1 0 read | | 5 | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0 111 = Interrup 100 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup 000 = Interrup | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t rite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled | 3 2 1 0 read ock Monitor Ir | | | | |
| bit 12-10 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0: 111 = Interrupt 100 = Interrupt 101 = Interrupt 010 = Interrupt 010 = Interrupt 000 = Interrupt FSCMIS<1:0: 11 = Interrupt | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t rite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled .: Fail-Safe Cl t subpriority is | 3 2 1 0 read ock Monitor Ir ock Monitor Ir 3 | terrupt Priority bits | | | |
| bit 12-10 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0: 111 = Interrupt 100 = Interrupt 101 = Interrupt 010 = Interrupt 010 = Interrupt 000 = Interrupt 111 = Interrupt 111 = Interrupt 112 = Interrupt 113 = Interrupt 114 = Interrupt 115 = Interupt 115 = Interupt 115 = Interupt 115 = Interrupt | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t rite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled : Fail-Safe Cl t subpriority is t subpriority is | 3 2 1 0 read ock Monitor Ir ock Monitor Ir 3 2 | terrupt Priority bits | | | |
| bit 12-10 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: W FSCMIP<2:0: 111 = Interrupt 100 = Interrupt 101 = Interrupt 010 = Interrupt 010 = Interrupt 000 = Interrupt 100 = Interrupt | t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t rite '0'; ignore : Fail-Safe Cl pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled .: Fail-Safe Cl t subpriority is | 3 2 1 0 read ock Monitor Ir ock Monitor Ir 3 2 1 | terrupt Priority bits | | | |

REGISTER 8-16: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8 (CONTINUED)

| REGISTER 0- | TO. IFCO. INTERROFT FRIORITI CO |
|-------------|--|
| bit 15-13 | Reserved: Write '0'; ignore read |
| bit 12-10 | I2C2IP<2:0>: I2C2 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 9-8 | · |
| DIL 9-0 | I2C2IS<1:0>: I2C2 Interrupt subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| bit 7-5 | |
| | Reserved: Write () · Johore read |
| | Reserved: Write '0'; ignore read |
| bit 4-2 | U2IP<2:0>: UART2 Interrupt Priority bits |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 |
| | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 |
| bit 4-2 | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 4 011 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled |
| bit 4-2 | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled U2IS<1:0>: UART2 subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 |
| bit 4-2 | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled U2IS<1:0>: UART2 subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 3 10 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 |
| bit 4-2 | U2IP<2:0>: UART2 Interrupt Priority bits 111 = Interrupt priority is 7 110 = Interrupt priority is 6 101 = Interrupt priority is 5 100 = Interrupt priority is 3 010 = Interrupt priority is 2 001 = Interrupt priority is 1 000 = Interrupt is disabled U2IS<1:0>: UART2 subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 |

| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|---|---|--|--------------------|----------|----------------|-------|
| _ | _ | | | DMA3IP<2:0> | | DMA3IS | <1:0> |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | — | - | | DMA2IP<2:0> | | DMA2IS | <1:0> |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | 10,000 | DMA1IP<2:0> | 10/00 | DMA1IS | |
| bit 15 | | | | | | Dimititio | bit |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | | | DMA0IP<2:0> | | DMA0IS | <1:0> |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: R = Readab | la hit | \\/ \\/ritoble | . h:+ | D Drogromm | abla bit | r Decended | :. |
| | | W = Writable | | P = Programma | | r = Reserved b | IT |
| U = Unimple | emented bit | -n = Bit Value | e at POR: ('0', | '1', $x = Unknown$ |) | | |
| | | | | | | | |
| hit 21 20 | Becorved: \/ | lrita (o': ignoro | road | | | | |
| bit 31-29 | | /rite '0'; ignore | | | | | |
| bit 31-29 bit 28-26 | DMA3IP<2:0 | >: DMA3 Inter | | its | | | |
| | DMA3IP<2:0 111 = Interru | >: DMA3 Inter pt priority is 7 | | its | | | |
| | DMA3IP<2:0 111 = Interru 110 = Interru | >: DMA3 Inter pt priority is 7 pt priority is 6 | | its | | | |
| | DMA3IP<2:0 111 = Interru | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 | | its | | | |
| | DMA3IP<2:0 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 | | its | | | |
| | DMA3IP<2:0 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 | | its | | | |
| | DMA3IP<2:0 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 | | its | | | |
| bit 28-26 | DMA3IP<2:0 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled | rupt Priority bi | | | | |
| | DMA3IP<2:0 111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru DMA3IS<1:0 | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter | rupt Priority bi rupt Subpriori | | | | |
| bit 28-26 | DMA3IP<2:0 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru DMA3IS<1:0 11 = Interrup | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is | rupt Priority bi rupt Subpriori 3 | | | | |
| bit 28-26 | DMA3IP<2:0 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru DMA3IS<1:0 11 = Interrup 10 = Interrup | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter | rupt Priority bi rupt Subpriorit 3 2 | | | | |
| bit 28-26 | DMA3IP<2:0 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru DMA3IS<1:0 11 = Interrup 10 = Interrup 01 = Interrup 01 = Interrup | >: DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is | rupt Priority bi rupt Subpriorit 3 2 1 | | | | |
| bit 28-26 | DMA3IP<2:0 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is | rupt Priority bi rupt Subpriorit 3 2 1 0 | | | | |
| bit 28-26 bit 25-24 | DMA3IP<2:0 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru 000 = Interru DMA3IS<1:0 11 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled DMA3 Inter t subpriority is t subpriority is t subpriority is | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7/rite '0'; ignore >: DMA2 Inter pt priority is 7 | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 101 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 10 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is 7 pt priority is 6 | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 01 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 5 | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 10 = Interrup 10 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 5 pt priority is 4 | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 01 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 6 pt priority is 3 | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 01 = Interrup 00 = Interrup 10 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 5 pt priority is 3 pt priority is 1 | rupt Priority bi rupt Subpriorit 3 2 1 0 read | ty bits | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | DMA3IP<2:0: 111 = Interru 100 = Interru 100 = Interru 011 = Interru 010 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 10 = Interrup 00 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled | rupt Priority bi 3 2 1 0 read rupt Priority bi | ty bits its | | | |
| bit 28-26 bit 25-24 bit 23-21 | DMA3IP<2:0: 111 = Interru 100 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 000 = Interru DMA3IS<1:0: 11 = Interrup 00 = Interrup 100 = Interrup 00 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled >: DMA2 Inter | rupt Subpriorit 3 2 1 0 read rupt Priority bi | ty bits its | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | DMA3IP<2:0: 111 = Interrup 100 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup DMA3IS<1:0: 11 = Interrup 00 = Interrup 100 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup 100 = Interrup 00 = Interrup 100 = Interrup 000 = Interrup 010 = Interrup 100 = Interrup 010 = Interrup 100 = Interrup 011 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 7 pt priority is 7 pt priority is 7 pt priority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled >: DMA2 Inter t subpriority is 1 pt is disabled >: DMA2 Inter t subpriority is 1 | rupt Subpriorit 3 2 1 0 read rupt Priority bi 1 supt Subpriorit 3 | ty bits its | | | |
| bit 28-26 bit 25-24 bit 23-21 bit 20-18 | DMA3IP<2:0: 111 = Interrup 100 = Interrup 101 = Interrup 011 = Interrup 010 = Interrup 000 = Interrup 000 = Interrup 000 = Interrup 01 = Interrup 01 = Interrup 00 = Interrup 100 = Interrup 000 = Interrup | DMA3 Inter pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled >: DMA3 Inter t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is 7 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled >: DMA2 Inter | rupt Priority bi 3 2 1 0 read rupt Priority bi 1 supt Subpriorit 3 2 | ty bits its | | | |

REGISTER 8-17: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9 (CONTINUED)

| REGISTER 8- | 17: IPC9: INTERRUPT PRIORITY CONT |
|-------------|---|
| bit 15-13 | Reserved: Write '0'; ignore read |
| bit 12-10 | DMA1IP<2:0>: DMA1 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 000 = Interrupt is disabled |
| bit 9-8 | · |
| DIL 9-0 | DMA1IS<1:0>: DMA1 Interrupt Subpriority bits |
| | 11 = Interrupt subpriority is 310 = Interrupt subpriority is 2 |
| | 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| bit 7-5 | Reserved: Write '0'; ignore read |
| bit 4-2 | DMA0IP<2:0>: DMA0 Interrupt Priority bits |
| | 111 = Interrupt priority is 7 |
| | 110 = Interrupt priority is 6 |
| | 101 = Interrupt priority is 5 |
| | 100 = Interrupt priority is 4 |
| | 011 = Interrupt priority is 3 |
| | 010 = Interrupt priority is 2 |
| | 001 = Interrupt priority is 1 |
| | 000 = Interrupt is disabled |
| bit 1-0 | DMA0IS<1:0>: DMA0 Subpriority bits |
| | 11 = Interrupt subpriority is 3 |
| | 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 |
| | 00 = Interrupt subpriority is 0 |
| | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------------|---|--|--|---|----------|----------------|--------|
| | | | | _ | | _ | |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | | — | _ | — | |
| bit 23 | | | | | | | bit 16 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | | _ | | USBIP<2:0> | | USBIS | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | | — | | FCEIP<2:0> | | FCEIS | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Programm | able bit | r = Reserved b | bit |
| U = Unimple | | | | '1', x = Unknown | | | |
| | | | | |) | | |
| bit 31-13 | Reserved: Wr | rite '0'; ignore | read | | | | |
| bit 12-10 | USBIP<2:0>: | - | | | | | |
| | 111 = Interrup | - | , | | | | |
| | 110 = Interrup | | | | | | |
| | 101 = Interrup | | | | | | |
| | 100 = Interrup | | | | | | |
| | 011 = Interrup | | | | | | |
| | 010 = Interrup 001 = Interrup | | | | | | |
| | 000 = Interrup | | | | | | |
| bit 9-8 | USBIS<1:0>: | | rity bits | | | | |
| | | | | | | | |
| | $\perp \perp = interrupt$ | Sub-Priority is | • | | | | |
| | 10 = Interrupt | | 3 3 2 | | | | |
| | 10 = Interrupt 01 = Interrupt | Sub-Priority is Sub-Priority is | 3 3 3 1 | | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt | Sub-Priority is Sub-Priority is Sub-Priority is | 33 32 31 30 | | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr | Sub-Priority is Sub-Priority is Sub-Priority is rite '0'; ignore | 3 5 2 5 1 5 0 read | | | | |
| bit 7-5 bit 4-2 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: | Sub-Priority is Sub-Priority is Sub-Priority is rite '0'; ignore Flash Control | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is rite '0'; ignore Flash Control of priority is 7 | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is rite '0'; ignore Flash Control of priority is 7 of priority is 6 | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is rite '0'; ignore Flash Control of priority is 7 of priority is 6 of priority is 5 | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is rite '0'; ignore Flash Control of priority is 7 of priority is 6 of priority is 5 of priority is 4 | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 011 = Interrup 010 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is Fite '0'; ignore Flash Control of priority is 7 of priority is 6 of priority is 5 of priority is 4 of priority is 3 of priority is 2 | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 011 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is Sub-Priority is Flash Control of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 | 3 5 2 5 1 5 0 read | ot Priority bits | | | |
| bit 4-2 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 100 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 010 = Interrup 000 = Interrup 000 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is Flash Control of priority is 7 of priority is 7 of priority is 6 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled | 3 3 5 1 5 0 read Event Interrup | | | | |
| | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup 000 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is Sub-Priority is Flash Control of priority is 7 of priority is 5 of priority is 5 of priority is 3 of priority is 2 of priority is 1 of sisabled Flash Control | 5 3 5 2 5 1 Fread Event Interrup | ot Priority bits bt Subpriority bits | | | |
| bit 4-2 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 100 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup 111 = Interrup 112 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is Sub-Priority is Flash Control of priority is 7 of priority is 5 of priority is 3 of priority is 3 of priority is 2 of priority is 1 of is disabled Flash Control subpriority is 3 | Event Interrup | | | | |
| bit 4-2 | 10 = Interrupt 01 = Interrupt 00 = Interrupt Reserved: Wr FCEIP<2:0>: 111 = Interrup 110 = Interrup 101 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 010 = Interrup 001 = Interrup 000 = Interrup 000 = Interrup | Sub-Priority is Sub-Priority is Sub-Priority is Sub-Priority is Flash Control of priority is 7 of priority is 7 of priority is 5 of priority is 3 of priority is 3 of priority is 1 of is disabled Flash Control subpriority is 3 | Event Interrup | | | | |

| Interrupt Source | IRQ ⁽¹⁾ | Vector Number |
|----------------------------------|------------------------|---------------|
| Highest N | latural Order Priority | |
| CT – Core Timer Interrupt | 0 | 0 |
| CS0 – Core Software Interrupt 0 | 1 | 1 |
| CS1 – Core Software Interrupt 1 | 2 | 2 |
| INT0 – External Interrupt 0 | 3 | 3 |
| T1 – Timer1 | 4 | 4 |
| IC1 – Input Capture 1 | 5 | 5 |
| OC1 – Output Compare 1 | 6 | 6 |
| INT1 – External Interrupt 1 | 7 | 7 |
| T2 – Timer2 | 8 | 8 |
| IC2 – Input Capture 2 | 9 | 9 |
| OC2 – Output Compare 2 | 10 | 10 |
| INT2 – External Interrupt 2 | 11 | 11 |
| T3 – Timer3 | 12 | 12 |
| IC3 – Input Capture 3 | 13 | 13 |
| OC3 – Output Compare 3 | 14 | 14 |
| INT3 – External Interrupt 3 | 15 | 15 |
| T4 – Timer4 | 16 | 16 |
| IC4 – Input Capture 4 | 17 | 17 |
| OC4 – Output Compare 4 | 18 | 18 |
| INT4 – External Interrupt 4 | 19 | 19 |
| T5 – Timer5 | 20 | 20 |
| IC5 – Input Capture 5 | 21 | 21 |
| OC5 – Output Compare 5 | 22 | 22 |
| SPI1E – SPI1 Fault | 23 | 23 |
| SPI1TX – SPI1 Transfer Done | 24 | 23 |
| SPI1RX – SPI1 Receive Done | 25 | 23 |
| U1E – UART1 Error | 26 | 24 |
| U1RX – UART1 Receiver | 27 | 24 |
| U1TX – UART1 Transmitter | 28 | 24 |
| I2C1B – I2C1 Bus Collision Event | 29 | 25 |
| I2C1S – I2C1 Slave Event | 30 | 25 |
| I2C1M – I2C1 Master Event | 31 | 25 |
| CN – Input Change Interrupt | 32 | 26 |
| AD1 – ADC1 convert done | 33 | 27 |
| PMP – Parallel Master Port | 34 | 28 |
| CMP1 – Comparator Interrupt | 35 | 29 |
| CMP2 – Comparator Interrupt | 36 | 30 |
| SPI2E – SPI2 Fault | 37 | 31 |
| SPI2TX – SPI2 Transfer Done | 38 | 31 |

TABLE 8-2: INTERRUPT IRQ AND VECTOR LOCATION

Note 1: The "IRQ Number" in Table 8-2 is also the "Interrupt Number" listed in the IFSx, IECx and IPSx register definitions.

| TABLE 8-2: | INTERRUPT IRQ AND VECTOR LOCATION (CON | ITINUED) |
|-------------------|--|----------|
|-------------------|--|----------|

| Interrupt Source | IRQ ⁽¹⁾ | Vector Number |
|----------------------------------|---------------------|---------------|
| SPI2RX – SPI2 Receive Done | 39 | 31 |
| U2E – UART2 Error | 40 | 32 |
| U2RX – UART2 Receiver | 41 | 32 |
| U2TX – UART2 Transmitter | 42 | 32 |
| I2C2B – I2C2 Bus Collision Event | 43 | 33 |
| I2C2S – I2C2 Slave Event | 44 | 33 |
| I2C2M – I2C2 Master Event | 45 | 33 |
| FSCM – Fail-Safe Clock Monitor | 46 | 34 |
| RTCC – Real-Time Clock | 47 | 35 |
| DMA0 – DMA Channel 0 | 48 | 36 |
| DMA1 – DMA Channel 1 | 49 | 37 |
| DMA2 – DMA Channel 2 | 50 | 38 |
| DMA3 – DMA Channel 3 | 51 | 39 |
| FCE – Flash Control Event | 56 | 44 |
| USB | 57 | 45 |
| (Reserved) | | |
| Lowest Nat | ural Order Priority | • |

Note 1: The "IRQ Number" in Table 8-2 is also the "Interrupt Number" listed in the IFSx, IECx and IPSx register definitions.

8.2 Operation

The interrupt controller is responsible for preprocessing Interrupt Requests (IRQ) from a number of on-chip peripherals and presenting them in the appropriate order to the processor.

Figure 8-2 depicts the process within the interrupt controller module. The interrupt controller is designed to receive up to 96 IRQs from the processor core and from on-chip peripherals capable of generating interrupts. All IRQs are sampled on the rising edge of the SYSCLK and latched in associated IFSx registers. A pending IRQ is indicated by the flag bit being equal to '1' in an IFSx register. The pending IRQ will not cause further processing if the corresponding bit in the Interrupt Enable (IECx) register is clear. The IECx bits act to gate the interrupt flag. If the interrupt is enabled, all IRQs are encoded into a 5-bit wide vector number. The 5-bit vector results in 0 to 63 unique interrupt vector numbers. Since there are more IRQs than available vector numbers, some IRQs share common vector numbers. Each vector number is assigned an interrupt priority level and shadow set number. The priority level is determined by the IPCx register setting of the associated vector. In Multi-Vector mode, all priority level 7 interrupts use a dedicated register set, while in Single Vector mode, all interrupts may receive a dedicated shadow set. The interrupt controller selects the highest priority IRQ among all pending IRQs and presents the associated vector number, priority level and shadow set number to the processor core.

The processor core samples the presented vector information between the 'E' and 'M' stage of the pipeline. If the vector's priority level presented to the core is greater than the current priority indicated by the CPU Interrupt Priority bits IPLx (Status<15:10>), the interrupt is serviced; otherwise, it will remain pending until the current priority is less than the interrupt's priority. When servicing an interrupt, the processor core pushes the program counter into the Exception Program Counter (EPC) register in the CPU and sets Exception Level bit EXL (Status<1>) in the CPU. The EXL bit disables further interrupts until the application explicitly reenables them by clearing the EXL bit. Next, it branches to the vector address calculated from the presented vector number. The INTSTAT register contains the Interrupt Vector Number bits, VEC (INTSTAT<5:0>), and Requested Interrupt Priority bits, RIPLx (INTSTAT<10:8>), of the current pending interrupt. This may not be the same as the interrupt which caused the core to diverge from normal execution.

The processor returns to the previous state when the ERET (Exception Return) instruction is executed. ERET clears the EXL bit, restores the program counter and reverts the current shadow set to the previous one.

The PIC32MX3XX/4XX interrupt controller can be configured to operate in one of two modes:

- Single Vector mode all interrupt requests will be serviced at one vector address (mode out of Reset).
- Multi-Vector mode interrupt requests will be serviced at the calculated vector address.

Notes: While the user can, during run time, reconfigure the interrupt controller from Single Vector to Multi-Vector mode (or vice versa), such action is strongly discouraged. Changing interrupt controller modes after initialization may result in undefined behavior.

> The M4K core supports several different interrupt processing modes. The interrupt controller is designed to work in External Interrupt Controller mode.





8.3 Single Vector Mode

On any form of Reset, the interrupt controller initializes to Single Vector mode. When the MVEC (INT-CON<12>) bit is '0', the interrupt controller operates in Single Vector mode. In this mode, the CPU always vectors to the same address.

Note: Users familiar with MIPS32 Architecture must note that the M4K core in PIC32MX3XX/4XX is still operating in External Interrupt Controller (EIC) mode. The PIC32MX3XX/4XX achieves Single Vector mode by forcing all IRQs to use a vector number of 0x00. Because the M4K core in PIC32MX3XX/4XX always operates in EIC mode, the single vector behavior through "Interrupt Compatibility Mode," as defined by MIPS32 Architecture, is not recommended. To configure the CPU in Single Vector mode, the following CPU registers (IntCtl, Cause, and Status) and INT-CON register must be configured as follows:

- EBase ≠ 00000
- VS (IntCtl<9:5>) ≠ 00000
- IV (Cause<23>) = 1
- EXL (Status<1>) = 0
- BEV (Status<22>) = 0
- MVEC (INTCON<12>) = 0
- IE (Status<0>) = 1

EXAMPLE 8-1: SINGLE VECTOR MODE INITIALIZATION

| /* | /* Set the CP0 registers for multi-vector interrupt Place EBASE at 0xBD000000 | | | | | | | | |
|--|---|----|--|--|--|--|--|--|--|
| This code example uses MPLAB C32 intrinsic functions to access CPO registers. Check your compiler documentation to find equivalent functions or use inline assembly */ unsigned int temp; | | | | | | | | | |
| | <pre>asm volatile("di");</pre> | // | Disable all interrupts | | | | | | |
| | <pre>temp = _CP0_GET_STATUS(); temp = 0x00400000; _CP0_SET_STATUS(temp);</pre> | 11 | Set BEV bit | | | | | | |
| | _CP0_SET_EBASE(0xBD000000); _CP0_SET_INTCTL(0x00000020); | | Set an EBase value of 0xBD000000 Set the Vector Spacing to non-zero value | | | | | | |
| | <pre>temp = _CP0_GET_CAUSE(); temp = 0x00800000; _CP0_SET_CAUSE(temp);</pre> | // | | | | | | | |
| | · · · · · · · · · · · · · · · · · · · | // | Get Status Clear BEV and EXL Update Status | | | | | | |
| | INTCONCLR = 0x1000; | // | Clear MVEC bit | | | | | | |
| | <pre>asm volatile("ei");</pre> | // | Enable all interrupts | | | | | | |

8.4 Multi-Vector Mode

When the MVEC (INTCON<12>) bit is '1', the interrupt controller operates in Multi-Vector mode. In this mode, the CPU vectors to the unique address for each vector number. Each vector is located at a specific offset, with respect to a base address specified by the EBase register in the CPU. The individual vector address offset is determined by the vector space that is specified by the VS bits in the IntCtl register. (The IntCtl register is located in the CPU; refer to **Section 2.0 "PIC32MX MCU"** of this manual for more information.) To configure the CPU in Multi-Vector mode, the following CPU registers (IntCtl, Cause, and Status) and the INTCON register must be configured as follows:

- EBase ≠ 00000
- VS (IntCtl<9:5>) ≠ 00000
- IV (Cause<23>) = 1
- EXL (Status<1>) = 0
- BEV (Status<22>) = 0
- MVEC (INTCON<12>) = 1
- IE (Status<0>) = 1

EXAMPLE 8-2: MULTI-VECTOR MODE INITIALIZATION

```
Set the CPO registers for multi-vector interrupt
  Place EBASE at 0xBD000000 and Vector Spacing to 32 bytes
  This code example uses MPLAB C32 intrinsic functions to access CPO registers.
  Check your compiler documentation to find equivalent functions or use inline assembly
* /
  unsigned int temp;
  asm volatile("di");
                                     // Disable all interrupts
  temp = _CP0_GET_STATUS();
                                     // Get the CPO Status register
                                     // Set the BEV bit
  temp |= _CPO_STATUS_BEV_MASK;
  _CP0_SET_STATUS(temp);
                                     // Update the Status register
  _CP0_SET_EBASE(0xBD000000);
                                     // Set an EBASE Value (Kseg0 or Kseg1)
  _CP0_SET_INTCTL(0x20);
                                     // Set the Vector Spacing
  temp = _CP0_GET_CAUSE();
                                     // Get the CPO Cause register
  temp |= _CPO_CAUSE_IV_MASK;
                                     // Set the IV bit
  _CP0_SET_CAUSE(temp);
                                     // Update the Cause register
                                     // Get the CPO Status register
  temp = _CP0_GET_STATUS();
  temp &= ~(_CPO_STATUS_EXL_MASK|
                                     // Clear EXL and BEV bits
  _CPO_STATUS_BEV_MASK;
  _CP0_SET_STATUS(temp);
                                     // Update the Status register
                                     // Set the interrupt controller to multi-vectored mode
  INTCONSET = _INTCON_MVEC_MASK;
  asm volatile("ei");
                                     // Enable all interrupts
  asm volatile("ie");
                                     // Enable all interrupts
```

8.5 Interrupt Priorities

8.5.1 INTERRUPT GROUP PRIORITY

The user is able to assign a group priority to each of the interrupt vectors. The groups' priority level bits are located in the IPCx register. Each IPCx register contains group priority bits for four interrupt vectors. The user-selectable priority levels range from 1 (the lowest priority) to 7 (the highest). If an interrupt priority is set to zero, the interrupt vector is disabled for both interrupt and wake-up purposes. Interrupt vectors with a higher priority level preempt lower priority interrupts. The user must move the Requested Interrupt Priority bit of the

Cause register, RIPLx (Cause<15:10>), into the Status register's Interrupt Priority bits, IPLx (Status<15:10>), before re-enabling interrupts. (The Cause and Status registers are located in the CPU; refer to **Section 2.0** "**PIC32MX MCU**" of this manual for more information.) This action will disable all lower priority interrupts until the completion of the Interrupt Service Routine.

Note: The Interrupt Service Routine (ISR) must clear the associated interrupt flag in the IFSx register before lowering the interrupt priority level to avoid recursive interrupts.

EXAMPLE 8-3: SETTING GROUP PRIORITY LEVEL

```
/*
The following code example will set the priority to level 2. Multi-Vector initialization
must be performed (See Example 8-2)
*/
IPCOCLR = 0x0000001C; // clear the priority level
IPCOSET = 0x00000008; // set priority level to 2
```

8.5.2 INTERRUPT SUBPRIORITY

The user can assign a subpriority level within each group priority. The subpriority will not cause preemption of an interrupt in the same priority; rather, if two interrupts with the same priority are pending, the interrupt with the highest subpriority will be handled first. The subpriority bits are located in the IPCx register. Each IPCx register contains subpriority bits for four of the interrupt vectors. These bits define the subpriority within the priority level of the vector. The user-selectable subpriority levels range from 0 (the lowest subpriority) to 3 (the highest).

EXAMPLE 8-4: SETTING SUBPRIORITY LEVEL

```
/*
The following code example will set the subpriority to level 2. Multi-Vector initialization
must be performed (See Example 8-2)
*/
IPCOCLR = 0x00000003; // clear the subpriority level
IPCOSET = 0x00000002; // set the subpriority to 2
```

8.6 Interrupt Processing

When the priority of a requested interrupt is greater than the current CPU priority, the interrupt request is taken and the CPU branches to the vector address associated with the requested interrupt. Depending on the priority of the interrupt, the prologue and epilogue of the interrupt handler must perform certain tasks before executing any useful code. The following examples provide recommended prologues and epilogues.

8.6.1 INTERRUPT PROCESSING IN SINGLE VECTOR MODE

When the interrupt controller is configured in Single Vector mode, all of the interrupt requests are serviced at the same vector address. The interrupt handler routine must generate a prologue and an epilogue to properly configure, save and restore all of the core registers, along with General Purpose Registers. At a worst case, all of the modifiable General Purpose Registers must be saved and restored by the prologue and epilogue.

8.6.1.1 Single Vector Mode Prologue

When entering the interrupt handler routine, the interrupt controller must first save the current priority and exception PC counter from Interrupt Priority bits, IPLx (Status<15:10>), and the ErrorEPC register, respectively, on the stack. (Status and ErrorEPC are CPU registers.) If the routine is presented a new register set, the previous register set's stack register must be copied to the current set's stack register. Then, the requested priority may be stored in the IPLx from the Requested Interrupt Priority bits, RIPLx (Cause<15:10>), Exception Level bit, EXL, and Error Level bit, ERL, in the Status register (Status<1> and Status<2>) are cleared and the Master Interrupt Enable bit (Status<0>) is set. Finally, the General Purpose Registers will be saved on the stack. (The Cause and Status registers are located in the CPU.)

EXAMPLE 8-5: SINGLE VECTOR INTERRUPT HANDLER PROLOGUE IN ASSEMBLY CODE

| | dpgpr | | - |
|---|--------|------|----------------------------|
| | nfc0 | | Cause |
| m | nfc0 | k1, | EPC |
| S | rl | k0, | k0, 0xa |
| a | ıddiu | sp, | sp, -76 |
| S | W | k1, | 0(sp) |
| m | nfc0 | k1, | Status |
| S | w | k1, | 4(sp) |
| i | ns | k1, | k0, 10, 6 |
| i | ns | k1,2 | zero, 1, 4 |
| m | ntc0 | k1, | Status |
| S | W | s8, | 8(sp) |
| S | W | a0, | 12(sp) |
| S | w | al, | 16(sp) |
| S | W | a2, | 20(sp) |
| S | W | a3, | 24(sp) |
| S | w | v0, | 28(sp) |
| S | W | v1, | 32(sp) |
| S | W | t0, | 36(sp) |
| S | W | t1, | 40(sp) |
| S | W | t2, | 44(sp) |
| s | w | t3, | 48(sp) |
| S | W | t4, | 52(sp) |
| S | W | t5, | 56(sp) |
| S | W | t6, | 60(sp) |
| S | w | t7, | 64(sp) |
| S | w | t8, | 68(sp) |
| s | W | t9, | 72(sp) |
| a | ıddu | s8 | , sp, zero |
| | | | |
| / | / star | t in | nterrupt handler code here |
| | | | |

8.6.1.2 Single Vector Mode Epilogue

After completing all useful code of the interrupt handler routine, the original state of the Status and EPC registers, along with the General Purpose Registers saved on the stack, must be restored.

EXAMPLE 8-6: SINGLE VECTOR INTERRUPT HANDLER EPILOGUE IN ASSEMBLY CODE

| // end | of | interrupt | handler | code |
|--|--|---|---------|------|
| addu lw lw lw lw lw lw lw lw lw lw lw lw lw | <pre>sp, t9, t7, t6, t5, t1, t1, t0, v0, a2, a1, a0,</pre> | <pre>s8, zero 72(sp) 68(sp) 64(sp) 60(sp) 52(sp) 48(sp) 44(sp) 40(sp) 36(sp) 32(sp) 28(sp) 24(sp) 16(sp) 12(sp) 8(sp)</pre> | handler | code |
| lw di | s8, | 8(sp) | | |
| lw mtc0 lw mtc0 | k0, k0, | 0(sp) EPC 4(sp) Status | | |
| eret | | | | |

8.6.2 INTERRUPT PROCESSING IN MULTI-VECTOR MODE

When the interrupt controller is configured in Multi-Vector mode, the interrupt requests are serviced at the calculated vector addresses. The interrupt handler routine must generate a prologue and an epilogue to properly configure, save and restore all of the core registers, along with General Purpose Registers. At a worst case, all of the modifiable General Purpose Registers must be saved and restored by the prologue and epilogue. If the interrupt priority is set to receive its own General Purpose Register set, the prologue and epilogue will not need to save or restore any of the modifiable General Purpose Registers, thus providing the lowest latency.

8.6.2.1 Multi-Vector Mode Prologue

When entering the interrupt handler routine, the Interrupt Service Routine (ISR) must first save the current priority and exception PC counter from Interrupt Priority bits, IPL (Status<15:10>), and the ErrorEPC register, respectively, on the stack. If the routine is presented a new register set, the previous register set's stack register must be copied to the current set's stack register. Then, the requested priority may be stored in the IPLx from Requested Interrupt Priority bits, RIPLx (Cause<15:10>), Exception Level bit, EXL, and Error Level bit, ERL, in the Status register (Status<1> and Status<2>) are cleared, and the Master Interrupt Enable bit (Status<0>) is set. If the interrupt handler is not presented a new General Purpose Register set, these resisters will be saved on the stack. (Cause and Status are CPU registers; refer to Section 2.0 "PIC32MX MCU" of this manual for more information.)

| | sp, sp |
|-------|---------------|
| mfc0 | k0, Cause |
| mfc0 | k1, EPC |
| srl | k0, k0, 0xa |
| addiu | sp, sp, -76 |
| SW | k1, 0(sp) |
| mfc0 | kl, Status |
| SW | k1, 4(sp) |
| ins | kl, k0, 10, 6 |
| ins | kl,zero, 1, 4 |
| mtc0 | kl, Status |
| SW | s8, 8(sp) |
| SW | a0, 12(sp) |
| SW | al, 16(sp) |
| SW | a2, 20(sp) |
| SW | a3, 24(sp) |
| SW | v0, 28(sp) |
| SW | v1, 32(sp) |
| SW | t0, 36(sp) |
| SW | t1, 40(sp) |
| SW | t2, 44(sp) |
| SW | t3, 48(sp) |
| SW | t4, 52(sp) |
| SW | t5, 56(sp) |
| SW | t6, 60(sp) |
| SW | t7, 64(sp) |
| SW | t8, 68(sp) |
| SW | t9, 72(sp) |
| | s8, sp, zero |

EXAMPLE 8-8:

PROLOGUE WITH A DEDICATED GENERAL PURPOSE REGISTER SET IN ASSEMBLY CODE

| | sp, sp |
|---------|--------------------------------|
| | k0, Cause |
| mfc0 | k1, EPC |
| srl | k0, k0, 0xa |
| addiu | sp, sp, -76 |
| SW | k1, 0(sp) |
| mfc0 | kl, Status |
| SW | k1, 4(sp) |
| ins | kl, k0, 10, 6 |
| ins | kl,zero, 1, 4 |
| mtc0 | kl, Status |
| addu | s8, sp, zero |
| | |
| // stai | rt interrupt handler code here |

8.6.2.2 Multi-Vector Mode Epilogue

After completing all useful code of the interrupt handler routine, the original state of the Status and ErrorEPC registers, along with the General Purpose Registers saved on the stack, must be restored. (The Status and ErrorEPC registers are located in the CPU; refer to **Section 2.0 "PIC32MX MCU"** of this manual for more information.)

EXAMPLE 8-9: EPILOGUE WITHOUT A DEDICATED GENERAL PURPOSE REGISTER SET IN ASSEMBLY CODE

| // en | d of i | interrupt | handler | code |
|-------|--------|-----------|---------|------|
| addu | sp, s | s8, zero | | |
| lw | t9, | 72(sp) | | |
| lw | t8, | 68(sp) | | |
| lw | t7, | 64(sp) | | |
| lw | tб, | 60(sp) | | |
| lw | t5, | 56(sp) | | |
| lw | t4, | 52(sp) | | |
| lw | t3, | 48(sp) | | |
| lw | t2, | 44(sp) | | |
| lw | t1, | 40(sp) | | |
| lw | t0, | 36(sp) | | |
| lw | v1, | 32(sp) | | |
| lw | v0, | 28(sp) | | |
| lw | a3, | 24(sp) | | |
| lw | a2, | 20(sp) | | |
| lw | al, | 16(sp) | | |
| lw | a0, | 12(sp) | | |
| lw | s8, | 8(sp) | | |
| di | | | | |
| lw | k0, | (gp) | | |
| mtc0 | k0, | EPC | | |
| lw | k0, | 4(sp) | | |
| mtc0 | k0, | Status | | |
| eret | | | | |

EXAMPLE 8-10: EPILOGUE WITH A DEDICATED GENERAL PURPOSE REGISTER SET IN ASSEMBLY CODE

| // end of interrupt handler code |
|--|
| addu sp, s8, zero di lw k0, 0(sp) mtc0 k0, EPC lw k0, 4(sp) mtc0 k0, Status eret |
| |

8.7 External Interrupts

The interrupt controller supports five external interruptrequest signals (INT4-INT0). These inputs are edge sensitive; they require a low-to-high or a high-to-low transition to create an interrupt request. The INTCON register has five bits that select the polarity of the edge detection circuitry: INT4EP (INTCON<4>), INT3EP (INTCON<3>), INT2EP (INTCON<2>), INT1EP (INT-CON<1>) and INT0EP (INTCON<0>).

Note: Changing the external interrupt polarity may trigger an interrupt request. It is recommended that before changing the polarity, the user disables that interrupt, changes the polarity, clears the interrupt flag and re-enables the interrupt.

EXAMPLE 8-11: SETTING EXTERNAL INTERRUPT POLARITY

```
/*
The following code example will set INT3 to trigger on a high to low transition edge. The CPU
must be set up for either multi or single vector interrupts to handle external interrupts
*/
IECOCLR = 0x00008000; // disable INT3
INTCONCLR = 0x0000008; // clear the bit for falling edge trigger
IFSOCLR = 0x0008000; // clear the interrupt flag
IECOSET = 0x0008000; // enable INT3
```

8.8 Temporal Proximity Interrupt Coalescing

The PIC32MX3XX/4XX CPU responds to interrupt events as if they are all immediately critical because the interrupt controller asserts the interrupt request to the CPU when the interrupt request occurs. The CPU immediately recognizes the interrupt if the current CPU priority is lower than the pending priority. Entering and exiting an ISR consumes clock cycles for saving and restoring context. Events are asynchronous with respect to the main program and have a limited possibility of occurring simultaneously or close together in time. This prevents the ability of a shared ISR to process multiple interrupts at one time. Interrupt proximity interrupt uses the interrupt proximity timer, IPTMR, to create a temporal window in which a group of interrupts of the same, or lower, priority will be held off. The user can activate temporal proximity interrupt coalescing by performing the following steps:

- Set the TPC<2:0> INTCON<10:8> bit to the preferred priority level. (Setting TPC to zero will disable the proximity timer.)
- Load the preferred 32-bit value to IPTMR.

The interrupt proximity timer will trigger when an interrupt request of a priority equal, or lower, matches the TPC value.

EXAMPLE 8-12: INTERRUPT PROXIMITY INTERRUPT COALESCING EXAMPLE

```
/*
The following code example will set the Interrupt Proximity Coalescing to trigger on interrupt
priority level of 3 or below and the interrupt timer to be set to 0x12345678.
*/
INTCONCLR = 0x00000700; // clear TPC
IPTMPCLR = 0xFFFFFFF; // clear the timer
INTCONSET = 0x00000300; // set TPC->3
IPTMR = 0x12345678; // set the timer to 0x12345678
```

NOTES:

9.0 PREFETCH CACHE

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of this peripheral.

The Prefetch cache increases performance for applications executing out of the cacheable program flash memory region by implementing instruction caching, data caching and instruction prefetching.

9.1 Features

- 16 Fully Associative Lockable Cache Lines
- 16-byte Cache Lines
- Up to 4 Cache Lines allocated to Data
- 2 Cache Lines with Address Mask to hold repeated instructions
- Pseudo LRU replacement policy
- All Cache Lines are software writable
- 16-byte parallel memory fetch
- Predictive Instruction Prefetch



FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM

| TABLE 9-1: PREFETCH SFR SUMMARY | | | | | | | | | | |
|-----------------------------------|-----------|-------|----------------------------|-------------------|-------------------|---------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_4000 | CHECON | 31:24 | — | _ | _ | _ | | | _ | — |
| | | 23:16 | — | _ | | | | | | CHECOH |
| | | 15:8 | — | _ | | — | | — | DCS | Z<1:0> |
| | | 7:0 | — | — | PREFE | N<1:0> | — | | PFMWS<2:0: | > |
| BF88_4004 | CHECONCLR | 31:0 | | • | Clears selecte | d bits in CHEC | ON, read yield | s undefined va | lue | |
| BF88_4008 | CHECONSET | 31:0 | | | Sets selected | bits in CHECO | DN, read yields | undefined valu | a | |
| BF88_400C | CHECONINV | 31:0 | | | Inverts selecte | d bits in CHEC | ON, read yield | s undefined va | lue | |
| BF88_4010 | CHEACC | 31:24 | CHEWEN | _ | — | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | _ | | _ | | | _ | |
| | | 7:0 | | _ | | _ | | CHEID |)X<3:0> | |
| BF88 4014 | CHEACCCLR | 31:0 | | | Clears selecte | l d bits in CHEA | CC_read_vield | s undefined val | | |
| | CHEACCSET | 31:0 | | | | | | undefined valu | | |
| | CHEACCINV | 31:0 | | | | | - | undefined valu | | |
| | | 31:24 | LTAGBOOT | | Invents select | | C, read yields | | | |
| BF88_4020 | CHETAG | | LIAGBOOT | _ | | | | | | |
| | | 23:16 | | | | | <23:16> | | | |
| | | 15:8 | | | | LIAC | G<15:8> | | | |
| | | 7:0 | | LTAC | G<7:4> | | LVALID | LLOCK | LTYPE | |
| - | CHETAGCLR | 31:0 | | | | | | s undefined val | | |
| | CHETAGSET | 31:0 | | | | | | undefined valu | | |
| BF88_402C | CHETAGINV | 31:0 | | | Inverts select | ted bits CHETA | G, read yields | undefined valu | е | |
| BF88_4030 | CHEMSK | 31:24 | — | — | _ | — | | — | _ | — |
| | | 23:16 | — | _ | - | — | — | — | _ | — |
| | | 15:8 | | | | LMAS | SK<15:8> | | | |
| | | 7:0 | | LMASK<7:5> | • | _ | | _ | _ | _ |
| BF88_4034 | CHEMSKCLR | 31:0 | | | Clears selecte | d bits in CHEM | ISK, read yield | s undefined va | lue | |
| BF88_4038 | CHEMSKSET | 31:0 | | | Sets selected | bits in CHEMS | SK, read yields | undefined valu | le | |
| BF88_403C | CHEMSKINV | 31:0 | | | Inverts select | ed bits CHEMS | SK, read yields | undefined valu | ie | |
| BF88_4040 | CHEW0 | 31:24 | | | | CHEW | /0<31:24> | | | |
| _ | OTILITIO | 23:16 | | | | CHEW | /0<23:16> | | | |
| | | 15:8 | | | | | V0<15:8> | | | |
| | | 7:0 | | | | | W0<7:0> | | | |
| BF88_4050 | CHFW1 | 31:24 | | | | | /1<31:24> | | | |
| B1 00_1000 | | 23:16 | | | | | /1<23:16> | | | |
| | | 15:8 | | | | | | | | |
| | | 7:0 | | CHEW1<5:8> | | | | | | |
| BF88_4060 | | 31:24 | CHEW1<7:0> CHEW2<31:24> | | | | | | | |
| DF00_4000 | CHEVVZ | 23:16 | | | | | | | | |
| | | | CHEW2<23:16> | | | | | | | |
| | | 15:8 | CHEW2<15:8> CHEW2<7:0> | | | | | | | |
| DE00 4070 | | 7:0 | | | | | | | | |
| BF88_4070 | CHEW3 | 31:24 | | | | | /3<31:24> | | | |
| | | 23:16 | | CHEW3<23:16> | | | | | | |
| | | 15:8 | CHEW3<15:8> | | | | | | | |
| | | 7:0 | | | | CHE | N3<7:0> | 1 | | 1 |
| BF88_4080 | CHELRU | 31:24 | — | | — | — | | — | — | CHELRU<24> |
| | | 23:16 | | | | CHELF | RU<23:16> | | | |
| | | 15:8 | CHELRU<15:8> | | | | | | | |
| | | 7:0 | | | | CHELI | RU<7:0>> | | | |
| BF88_4090 | CHEHIT | 31:24 | | | | CHEH | IT<31:24> | | | |
| | | 23:16 | | | | CHEH | IT<23:16> | | | |
| | | 15:8 | CHEHIT<15:8> | | | | | | | |
| | | 7:0 | | | | | VIT<7:0> | | | |
| BF88_40A0 | CHEMIS | 31:24 | | | | | IS<31:24> | | | |
| - | | 23:16 | | | | | IS<23:16> | | | |
| | | 15:8 | | | | | IIS<15:8> | | | |
| | | 7:0 | | | | | /IIS<7:0> | | | |
| | | 1.0 | | | | | | | | |

TABLE 9-1: PREFETCH SFR SUMMARY
| | | | | • | | | | | | |
|--------------------|----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_40C0 | CHEPFABT | 31:24 | | | | CHEPFA | BT<31:24> | | | |
| | | 23:16 | | | | CHEPFA | BT<23:16> | | | |
| | | 15:8 | | CHEPFABT<15:8> | | | | | | |
| | | 7:0 | | | | CHEPF | ABT<7:0> | | | |

TABLE 9-1: PREFETCH SFR SUMMARY (CONTINUED)

9.2 Prefetch Registers

REGISTER 9-1: CHECON: CACHE CONTROL REGISTER

| REGISTER | | | | | | | |
|---|--|--|--|--|--|--------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — — | — | — | — | — — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 |
| — | — | _ | — | — | — | — | CHECOH |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-0 | r-0 | r-x | r-x | R/W-0 | R/W-0 |
| — | — | _ | — | — | — | DCS | Z<1:0> |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| r-x | r-x | R/W-0 | R/W-0 | r-x | R/W-1 | R/W-1 | R/W-1 |
| _ | — | PREFE | EN<1:0> | — | | PFMWS<2:0> | • |
| bit 7 | | • | | | | | bit (|
| | | | | | | | |
| • | | W = Writable -n = Bit Value | bit at POR: ('0', '' | P = Program 1', x = Unknov | | r = Reserved | l bit |
| bit 31-17 | emented bit Reserved: W | -n = Bit Value /rite '0'; ignore i | at POR: ('0', ' | 1', x = Unknov | wn) | r = Reserved | l bit |
| R = Readab U = Unimple bit 31-17 | Reserved: W CHECOH: Ca 1 = Invalidate | -n = Bit Value /rite '0'; ignore i ache Coherenc all data and in | read y setting on a f struction lines | 1', x = Unknov PFM Program | vn) Cycle bit | r = Reserved | l bit |
| R = Readab U = Unimple bit 31-17 bit 16 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate | -n = Bit Value /rite '0'; ignore i ache Coherence all data and in all data lines a | at POR: ('0', ' read y setting on a f struction lines and instruction | 1', x = Unknov PFM Program | vn) Cycle bit | r = Reserved | l bit |
| R = Readab U = Unimple bit 31-17 bit 16 bit 15-14 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W | -n = Bit Value /rite '0'; ignore i ache Coherence all data and in all data lines a /rite '0'; ignore i | at POR: ('0', ' read y setting on a f struction lines and instruction read | 1', x = Unknov PFM Program | vn) Cycle bit | r = Reserved | l bit |
| R = Readab U = Unimple bit 31-17 bit 16 bit 15-14 bit 13-12 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W Reserved: M | -n = Bit Value /rite '0'; ignore i ache Coherence all data and in all data lines a /rite '0'; ignore i ust be written v | at POR: ('0', '' read y setting on a F struction lines and instruction read with zeros | 1', x = Unknov PFM Program | vn) Cycle bit | r = Reserved | I bit |
| R = Readab U = Unimple bit 31-17 bit 16 bit 15-14 bit 13-12 bit 11-10 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W Reserved: M Reserved: W | -n = Bit Value (rite '0'; ignore i ache Coherence all data and in a all data lines a (rite '0'; ignore i ust be written w (rite '0'; ignore i | at POR: ('0', '' read y setting on a f struction lines and instruction read with zeros read | 1', x = Unknov PFM Program lines that are r | vn) Cycle bit | r = Reserved | l bit |
| R = Readab U = Unimple bit 31-17 bit 16 bit 15-14 bit 13-12 bit 11-10 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W Reserved: M Reserved: W DCSZ<1:0>: 11 = Enable o 10 = Enable o 01 = Enable o 00 = Disable | -n = Bit Value /rite '0'; ignore i ache Coherence all data and in all data lines a /rite '0'; ignore i ust be written w /rite '0'; ignore i Data Cache Siz data caching wi data caching wi data caching wi | at POR: ('0', ' read y setting on a F struction lines and instruction read with zeros read ze in Lines bits ith a size of 4 L ith a size of 1 L | 1', x = Unknov PFM Program lines that are r lines lines lines lines | wn) Cycle bit not locked | | l bit |
| R = Readab U = Unimple bit 31-17 bit 16 bit 15-14 bit 13-12 bit 11-10 bit 9-8 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W Reserved: W DCSZ<1:0>: 11 = Enable 0 10 = Enable 0 01 = Enable 0 00 = Disable Changing this | -n = Bit Value /rite '0'; ignore i ache Coherence all data and in all data lines a /rite '0'; ignore i ust be written w /rite '0'; ignore i Data Cache Siz data caching wi data caching wi data caching wi data caching wi data caching wi | at POR: ('0', '' read y setting on a F struction lines and instruction read with zeros read ze in Lines bits ith a size of 4 L ith a size of 2 L ith a size of 1 L Il lines to be re | 1', x = Unknov PFM Program lines that are r lines lines lines lines | wn) Cycle bit not locked | | I bit |
| R = Readab U = Unimple bit 31-17 bit 16 bit 15-14 bit 13-12 bit 13-12 bit 11-10 bit 9-8 | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W Reserved: W DCSZ<1:0>: 11 = Enable o 10 = Enable o 01 = Enable o 00 = Disable Changing this Reserved: W | -n = Bit Value (rite '0'; ignore i ache Coherence all data and in all data lines a (rite '0'; ignore i ust be written w (rite '0'; ignore i Data Cache Siz data caching wi data caching wi data caching wi data caching si field causes a | at POR: ('0', ' read y setting on a F struction lines and instruction read with zeros read ze in Lines bits ith a size of 4 L ith a size of 2 L ith a size of 1 L Il lines to be re read | 1', x = Unknov PFM Program lines that are r lines lines lines line -initialized to t | wn) Cycle bit not locked | | I bit |
| R = Readab U = Unimple | Reserved: W CHECOH: Ca 1 = Invalidate 0 = Invalidate Reserved: W Reserved: W Reserved: W DCSZ<1:0>: 11 = Enable 0 01 = Enable 0 01 = Enable 0 00 = Disable Changing this Reserved: W PREFEN<1:0 11 = Enable 1 0 = Enable 1 | -n = Bit Value (rite '0'; ignore i ache Coherence all data and in all data lines a (rite '0'; ignore i Data Cache Siz data caching wi data caching wi | at POR: ('0', ' read y setting on a F struction lines and instruction read with zeros read ze in Lines bits ith a size of 4 L ith a size of 4 L ith a size of 7 L Il lines to be re read Prefetch Cache etch cache for b tch cache for c | PFM Program lines that are n lines that are n ines ines ine -initialized to t Enable bits both cacheable | wn) Cycle bit not locked he "invalid" sta | te. | I bit |

REGISTER 9-1: CHECON: CACHE CONTROL REGISTER (CONTINUED)

- bit 2-0 PFMWS<2:0>: PFM Access Time Defined in terms of SYSLK Wait states bits
 - 11
 - 111 = Seven Wait states
 - 110 = Six Wait states
 - 101 = Five Wait state
 - 100 = Four Wait states
 - 011 = Three Wait states
 - 010 = Two Wait states
 - 001 = One Wait state
 - 000 = Zero Wait states

| REGISTER 9 | -2: CHEAG | CC: CACHE A | ACCESS | | | | |
|--------------|-------------------------|--|-------------------|---------------|-------------|--------------|------------|
| R/W-0 | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| CHEWEN | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | _ | | | | | _ | _ |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| - | _ | | | | | | - |
| bit 15 | | | | | | | bit 8 |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | <u> </u> | | — | 10,00-0 | CHEID | | 10/00-0 |
| bit 7 | | | | | ONLID | /(<0.02 | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable I | oit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknow | /n) | | |
| | | | | | | | |
| bit 31 | CHEWEN: Ca and CHEW3 | ache Access Er | hable bits for re | egisters CHET | AG, CHEMSK, | CHEW0, CHE | W1, CHEW2, |
| | | e line selected b e line selected b | | | | | |
| bit 30-4 | Reserved: W | rite '0'; ignore r | ead | | | | |
| bit 3-0 | CHEIDX<3:0> | -: Cache Line I | ndex bits | | | | |
| | The value sel | ects the cache | line for reading |) or writing. | | | |

| ITAODOOT | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|--|---|--|--|--|---------------|
| LTAGBOOT | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 2 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | LTAG< | 23:16> | | | |
| bit 23 | | | | | | | bit 1 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | LTAG< | :15:8> | | | |
| bit 15 | | | | | | | bit |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-0 | R/W-0 | R/W-1 | r-0 |
| | LTAG | | | LVALID | LLOCK | LTYPE | |
| bit 7 | 2010 | 31.12 | | EWIEID | LEGON | 22 | bit |
| | | W = Writable -n = Bit Value | | P = Programr 1', x = Unknow | | r = Reserved | bit |
| R = Readable U = Unimplen bit 31 | LTAGBOOT: 1 = The line is | -n = Bit Value Line TAG Addro s in the 0x1D00 | at POR: ('0', ' ess Boot 00000 (physica | 1', x = Unknow | n) ory | r = Reserved | bit |
| U = Unimplen bit 31 | LTAGBOOT: 1 = The line is 0 = The line is | -n = Bit Value Line TAG Addro s in the 0x1D00 s in the 0x1FC0 | at POR: ('0', ' ess Boot 00000 (physica | 1', x = Unknow | n) ory | r = Reserved | bit |
| U = Unimplen bit 31 bit 30-24 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W | -n = Bit Value Line TAG Addres in the 0x1D00 s in the 0x1FC0 /rite '0'; ignore r | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica read | 1', x = Unknow | n) ory | r = Reserved | bit |
| U = Unimplen bit 31 bit 30-24 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po | -n = Bit Value Line TAG Addro s in the 0x1D00 s in the 0x1FC0 | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica ead ress bits ainst physical in kernel spac | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa | rn) ory ory > to determine ce, the LTAG I | e a hit. Becaus Flash address i | se its addres |
| U = Unimplen bit 31 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po | -n = Bit Value Line TAG Addres in the 0x1D00 s in the 0x1FC0 (rite '0'; ignore r the TAG Addres compared aga sition of Flash i uses, (system) p | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica ead ress bits ainst physical in kernel spac | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa | rn) ory ory > to determine ce, the LTAG I | e a hit. Becaus Flash address i | se its addres |
| U = Unimplen bit 31 bit 30-24 bit 23-4 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po virtual address LVALID: Line 1 = The line is | -n = Bit Value Line TAG Addres in the 0x1D00 s in the 0x1FC0 (rite '0'; ignore r the TAG Addres compared aga sition of Flash i uses, (system) p | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica read ress bits ainst physical in kernel spac ohysical addre | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa sses, and Flash e physical addre | rn) ory ory > to determine ce, the LTAG I n physical addr ess for hit dete | e a hit. Becaus Flash address i resses. ction | se its addres |
| U = Unimplen bit 31 bit 30-24 bit 23-4 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po virtual address LVALID: Line 1 = The line is | -n = Bit Value Line TAG Addres in the 0x1D00 s in the 0x1FCC (rite '0'; ignore r : Line TAG Add e compared aga sition of Flash i ses, (system) p Valid bit s valid and is co s not valid and i | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica read ress bits ainst physical in kernel spac ohysical addre | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa sses, and Flash e physical addre | rn) ory ory > to determine ce, the LTAG I n physical addr ess for hit dete | e a hit. Becaus Flash address i resses. ction | se its addres |
| J = Unimplen bit 31 bit 30-24 bit 23-4 bit 3 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po virtual address LVALID: Line 1 = The line is 0 = The line is 1 = The line is 1 = The line is | -n = Bit Value Line TAG Addres in the 0x1D00 s in the 0x1FCC (rite '0'; ignore r : Line TAG Add e compared aga sition of Flash i ses, (system) p Valid bit s valid and is co s not valid and i | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica read ress bits ainst physical in kernel spac ohysical addre ompared to the is not compare | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa sses, and Flash e physical addre ed to the physic | rn) ory ory > to determine ce, the LTAG I n physical addr ess for hit dete | e a hit. Becaus Flash address i resses. ction | se its addres |
| J = Unimplen bit 31 bit 30-24 bit 23-4 bit 3 bit 3 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po virtual address LVALID: Line 1 = The line is 0 = The line is 1 = The line is 1 = The line is | -n = Bit Value Line TAG Addres is in the 0x1D00 is in the 0x1FC0 (rite '0'; ignore r : Line TAG Add e compared aga sition of Flash i uses, (system) p Valid bit is valid and is co is not valid and is Lock bit is locked and wi is not locked and | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica read ress bits ainst physical in kernel spac ohysical addre ompared to the is not compare | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa sses, and Flash e physical addre ed to the physic | rn) ory ory > to determine ce, the LTAG I n physical addr ess for hit dete | e a hit. Becaus Flash address i resses. ction | se its addres |
| U = Unimplen bit 31 bit 30-24 bit 23-4 bit 3 | LTAGBOOT: 1 = The line is 0 = The line is Reserved: W LTAG<23:4>: LTAG bits are range and po virtual address LVALID: Line 1 = The line is 0 = The line is 0 = The line is 0 = The line is 1 = The line is 0 = The line is 1 = The line is 1 = The line is 1 = The line is 1 = The line is | -n = Bit Value Line TAG Addres is in the 0x1D00 is in the 0x1FC0 (rite '0'; ignore r : Line TAG Add e compared aga sition of Flash i uses, (system) p Valid bit is valid and is co is not valid and is Lock bit is locked and wi is not locked and | at POR: ('0', ' ess Boot 00000 (physica 00000 (physica read ress bits ainst physical in kernel spac ohysical addre ompared to the is not compare Il not be repla d can be repla | 1', x = Unknow al) area of mem al) area of mem address <23:4 e and user spa sses, and Flash e physical addre ed to the physic | rn) ory ory > to determine ce, the LTAG I n physical addr ess for hit dete | e a hit. Becaus Flash address i resses. ction | se its addres |

Note 1: The TAG and Status of the Line pointed to by CHEIDX (CHEACC<3:0>).

| r-x | | ISK ⁽¹⁾ : CACHI | | | r-x | r | r-x |
|--------------|------------|----------------------------|-----------------|----------------|-------|--------------|-------|
| I-X | r-x | r-x | r-x | r-x | 1-X | r-x | I-X |
| — | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | | | — | | |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | LMASK | <15:8> | | | |
| bit 15 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x |
| | LMASK<7:5> | | — | — | _ | — | — |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| | | | | | | | |
| R = Readable | | W = Writable | | P = Program | | r = Reserved | DIT |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | vn) | | |

bit 31-16 **Reserved:** Write '0'; ignore read

bit 15-5 LMASK<15:5>: Line Mask bits

- 1 = Enables mask logic to force a match on the corresponding bit position in LTAG (CHETAG<23:4>) and the physical address.
- 0 = Only writable for values of CHEIDX (CHEACC<3:0>) equal to OxOA and OxOB. Disables mask logic.
- bit 4-0 **Reserved:** Write '0'; ignore read
- **Note 1:** The TAG Mask of the Line pointed to by CHEIDX (CHEACC<3:07>).

| REGISTER 9-5: | CHE\ | NO: CACHE W | ORD 0 | | | | |
|------------------|---------|----------------|---------------|-----------------|-----------|------------------|--------|
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEWO | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEWO | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW | 0<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW | 0<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable I | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimplemen | ted bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | 'n) | | |

bit 31-0 **CHEW0<31:0>:** Word 0 of the cache line selected by CHEACC.CHEIDX Readable only if the device is not code-protected.

© 2008 Microchip Technology Inc.

| REGISTER 9-6 | : CHE\ | N1: CACHE W | ORD 1 | | | | |
|---------------------|---------|----------------|---------------|-----------------|-----------|------------------|--------|
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW1 | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW1 | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW | 1<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW | /1<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable b | it | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimplemer | ted bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | /n) | | |

bit 31-0 **CHEW1<31:0>:** Word 1 of the cache line selected by CHEACC.CHEIDX Readable only if the device is not code-protected.

| REGISTER 9- | 7: CHE\ | N2 CACHE WO | DRD 2 | | | | |
|----------------|-----------|----------------|-----------------|----------------|-----------|-----------------|--------|
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW2 | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW2 | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW2 | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW | 2<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable I | oit | W = Writable I | bit | P = Program | mable bit | r = Reserved bi | t |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | 'n) | | |

bit 31-0 **CHEW2<31:0>:** Word 2 of the cache line selected by CHEACC.CHEIDX Readable only if the device is not code-protected.

© 2008 Microchip Technology Inc.

| REGISTER 9-8: | CHEV | V3 ⁽¹⁾ : CACHE V | VORD 3 | | | | |
|------------------|---------|-----------------------------|--------------|-----------------|-----------|------------------|--------|
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW3 | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW3 | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEWS | 3<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEW | 3<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable bi | it | P = Programr | mable bit | r = Reserved bit | |
| U = Unimplemen | ted bit | -n = Bit Value a | t POR: ('0', | '1', x = Unknow | 'n) | | |

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by CHEACC.CHEIDX Readable only if the device is not code-protected.

Note 1: This register is a window into the cache data array and is readable only if the device is not code-protected.

| REGISTER 9- | 9: CHE | LRU: CACHE L | RU REGIS | TER | | | |
|----------------|----------|------------------|-----------------|----------------|-----------|----------------|------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | R-0 |
| — | _ | — | — | — | | — (| CHELRU<24> |
| bit 31 | | | | · | | | bit 24 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CHELRI | J<23-16> | | | |
| bit 23 | | | | | | | bit 16 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CHELR | U<15-8> | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CHELF | RU<7-0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable b | it | W = Writable b | oit | P = Programn | nable bit | r = Reserved b | it |
| U = Unimpleme | nted bit | -n = Bit Value a | at POR: ('0', ' | 1', x = Unknow | n) | | |

bit 31-25 **Reserved:** Write '0'; ignore read

bit 24-0 CHELRU<24:0>: Cache Least Recently Used State Encoding bits CHELRU indicates the Pseudo-LRU state of the cache.

REGISTER 9-10: CHEHIT: CACHE HIT STATISTICS REGISTER

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-----------|-------------------------|---|--|--|--|---|
| | | CHEHIT | <31:24> | | | |
| | | | | | | bit 24 |
| | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | CHEHIT | <23:16> | | | |
| | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | CHEHIT | Г<15:8> | | | |
| | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | CHEHI | T<7:0> | | | |
| | | | | | | bit 0 |
| | | | | | | |
| bit | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| | R/W-x R/W-x R/W-x | R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x With W = Writable | R/W-x R/W-x R/W-x R/W-x R/W-x CHEHIT R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x CHEHIT CHEHIT R/W-x R/W-x CHEHIT CHEHIT CHEHIT W-x R/W-x CHEHIT W-x R/W-x CHEHIT W= Writable bit W = Writable bit | R/W-x R/W-x R/W-x R/W-x CHEHIT<31:24> CHEHIT<31:24> R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x CHEHIT<15:8> R/W-x R/W-x R/W-x CHEHIT<7:0> bit W = Writable bit P = Programm | R/W-x R/W-x R/W-x R/W-x R/W-x CHEHIT<31:24> CHEHIT<23:24> R/W-x R/W-x R/W-x R/W-x CHEHIT<15:8> CHEHIT<7:0> bit W = Writable bit P = Programmable bit | R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x CHEHIT<31:24> CHEHIT<31:24> R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x E CHEHIT<15:8> CHEHIT<7:0> CHEHIT<7:0> bit W = Writable bit P = Programmable bit r = Reserved bit |

bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------------|-----------|----------------|---------------|-----------------|-----------|------------------|--------|
| | | | CHEMIS | 6<31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEMIS | 6<23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEMI | S<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEM | IS<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | 'n) | | |

bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

REGISTER 9-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|---------------|-----------|----------------|---------------|-----------------|-----------|------------------|--------|
| | | | CHEPFA | BT<31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEPFA | 3T<23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEPFA | 3T<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHEPFA | ABT<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | /n) | | |

bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

9.3 Prefetch Configuration

The CHECON register controls the configurations available for instruction and data caching of Program Flash Memory.

In addition to normal instruction caching, the prefetch cache has the ability to cache lines specifically for Flash Memory data.

The CHECON.DCSZ field controls the number of lines allocated to program data caching. Table 9-2 shows the cache line relationship for values of DCSZ. The data caching capability is for read only data such as constants, parameters, table data, etc., that are not modified.

TABLE 9-2: PROGRAM DATA CACHE

| DCSZ<1:0> | Lines Allocated to Program Data |
|-----------|---------------------------------|
| 00 | None |
| 01 | Cache Line Number 15 |
| 10 | Cache Line Number 14 and 15 |
| 11 | Cache Line Number 12 through 15 |

The CHECON.PREFEN field controls predictive prefetching, which allows the prefetch module to speculatively fetch the next 16-byte aligned set of instructions.

The prefetch module loads data into the data array only on accesses to cacheable regions (CCA bits = 3).

EXAMPLE 9-1: EXAMPLE CODE: INITIALIZATION CODE FOR PREFETCH MODULE

9.3.1 LINE LOCKING

Each line in the cache can be locked to hold its contents. A line is locked if both LVALID = 1 and LLOCK = 1. If LVALID = 0 and LLOCK = 1, the prefetch module issues a preload request (see below). Locking cache lines may reduce the performance of general program flow. However, if one or two functions calls consume a significant percent of overall processing, locking their address can provide improved performance.

Though any number of lines can be locked, the cache works most efficiently when locking either 1 or 4 lines. If locking 4 lines, choose lines whose line number divide by 4 have the same quotient. This locks an entire LRU group which benefits the LRU algorithm. For example, lines 8, 9, A, and B each have a quotient of 2 when divided by 4. If cache lines are manually filled, it is recommended that the following sequence be used:

- 1. Choose a cache line to fill.
- 2. Set the Lock and Valid bits of the cache line by writing to CHETAG.
- 3. Write to each word of the cache line by writing to CHEW0, CHEW1, CHEW2, and CHEW3.

EXAMPLE 9-2: EXAMPLE CODE: LOCKING A LINE IN PREFETCH MODULE

```
#define LOCKED_LINE_NUM 3
/* lock first line of funcl() in cache */
CHEACC = (1<<31) | LOCKED_LINE_NUM;
tmp = (unsigned long)funcl;
ltagboot = (tmp & 0x00c00000) ? 0 : 1;
CHETAG = (ltagboot<<31) | (tmp & 0x0007fff0) | 6; // locked and invalid</pre>
```

9.3.2 PRELOAD BEHAVIOR

Application code can direct the prefetch module to preform a preload of a cache line and lock it with instructions or data from the flash. The Preload function uses the CHEACC.CHEIDX register field to select the cache line into which the load is directed. Setting CHEACC.CHEWEN to a '1' enables writes to the CHETAG register.

Writing CHETAG.LVALID = 0 and CHETAG.LLOCK = 1 causes a preload request to the prefetch module. The controller acknowledges the request in the cycle after the write and if possible stops any outstanding flash access and stalls any CPU load from the cache or Flash.

When it has finished or stalled the previous transaction, it initiates a flash read to fetch the instructions or data requested using the address in CHETAG.LTAG. After the programmed number of Wait states as defined by CHECON.PFMWS, the controller updates the data array with the values read from flash. On the update it sets CHETAG.LVALID = 1. The LRU state of the line is not affected.

Once the controller finishes updating the cache, it allows CPU requests to complete. If this request misses the cache, the controller initiates a flash read which incurs the full flash access time.

9.3.3 ADDRESS MASK

Cache lines 10 and 11 allow masking of the CPU address and tag address to force a match on corresponding bits. The CHEMSK.LMASK field is set up to compliment the interrupt vector spacing field in the CPU. This feature allows boot code to lock the first four instruction of a vector in the cache. If all vectors contain identical instructions in their first four locations, then setting the CHEMSK.LMASK to match the vector spacing and the LTAG to match the vector base address causes all the vector addresses to hit the cache. The prefetch module responds with zero Wait states and immediately initiates a fetch of the next set of four instruction for the requesting vector if prefetch is enabled.

Using CHEMSK.LMASK is restricted to aligned address ranges. Its size allows for a max range of 32KB and a minimum spacing of 32B. Using the two lines, in conjunction provides the ability to have different ranges and different spacing.

Setting up the address mask such that more than one line will match an address causes undefined results. Therefore, it is highly recommended to set up masking before entering cacheable code.

EXAMPLE 9-3: EXAMPLE CODE: DUPLICATION OF CODE USING MASK REGISTERS

#define INT_LINE_NUM 10

```
CHEACC = (1<<31) | INT_LINE_NUM;
tmp = (unsigned long)intbase;
ltagboot = (tmp & 0x00c00000) ? 0 : 1;
CHETAG = (ltagboot<<31) | (tmp & 0x0007fff0) | 6; // locked and invalid
CHEMSK = 0xe0; // first 4 instructions of intbase() replicated 8 times on 32-byte boundaries
```

9.3.4 PREDICTIVE PREFETCH BEHAVIOR

When configured for predictive prefetch on cacheable addresses, the module predicts the next line address and returns it into the pseudo LRU line of the cache. If enabled, the prefetch function starts predicting based on the first CPU instruction fetch. When the first line is placed in the cache, the module simply increments the address to the next 16-byte aligned address and starts a flash access. When running linear code (i.e. no jumps), the flash returns the next set of instructions into the prefetch buffer on or before all instructions can be executed from the previous line.

If at any time during a predicted flash access, a new CPU address does not match the predicted one, the flash access will be changed to the correct address. This behavior does not cause the CPU access to take any longer than without prediction.

If an access that misses the cache hits the prefetch buffer, the instructions are placed in the pseudo LRU line along with its address tag. The pseudo LRU value is marked as the most recently used line and other lines are updated accordingly. If an access misses both the cache and the prefetch buffer, the access passes to the flash and those returning instructions are placed in the pseudo LRU line.

When configured for predictive prefetch on noncacheable addresses, the controller only uses the prefetch buffer. The LRU cache line is not updated for hits or fills so the cache remains intact. For linear code, enabling predictive prefetch for non-cacheable addresses allows the CPU to fetch instructions in zero Wait states.

It is not useful to use non-cacheable predictive prefetching when accesses to the flash are set for zero Wait states. The controller holds prefetched instructions on the output of the flash for up to 3 clock cycles (while the CPU is fetching from the buffer). This consumes more power without any benefit for zero Wait state flash accesses.

Predictive data prefetching is not supported. However, a data access in the middle of a predictive instruction fetch causes the prefetch controller to stop the flash access for the instruction fetch and to start the data load from flash. The predictive prefetch does not resume, but instead waits for another instruction fetch. At which time, it either fills the buffer because of a miss, or starts a prefetch because of a hit.

9.3.5 COHERENCY SUPPORT

It is not possible to execute out of cache while programming the flash memory. The flash controller stalls the cache during the programming sequence. Therefore, user code that initiates a programming sequence must not be located in a cacheable address region.

If CHECON.CHECOH = 1, then coherency is strictly supported by invalidating, unlocking, and clearing masks for all lines whenever the Flash Program Memory is written or programmed.

If CHECON.CHECOH = 0, then only lines that are not locked are forced invalid. Lines that are locked are retained.

9.4 Prefetch Module Interrupts and Exceptions

The prefetch module does not generate any interrupts.

Exceptions can occur if cache lines are marked as valid manually by writing to individual CHETAG registers then executing code that hits one of these lines containing invalid instructions. Also manually placing data into an un-locked cache line may cause a coherency problem from an eviction due to a cache miss in the middle of the loading algorithm.

9.5 I/O Pin Configuration

The prefetch module does not use any external pins.

NOTES:

10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without the CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART, I²CTM, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- Four Identical Channels, each featuring:
 - Auto-Increment Source and Destination Address Registers
 - Source and Destination Pointers
- Automatic Word-Size Detection:
 - Transfer Granularity, down to byte level
 - Bytes need not be word-aligned at source and destination
- Fixed Priority Channel Arbitration
- Flexible DMA Channel Operating Modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining

- Flexible DMA Requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA Channel Status Interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half-full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA Debug Support Features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- CRC Generation Module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

| | Transfer Length | Unaligned Transfers | Different Source and Destination Sizes | Memory to Memory Transfers | Memory to Peripheral Transfers | Channel Auto-Enable | Events Start/Stop | Pattern Match Detection | Channel Chaining | CRC Calculation | |
|---|-----------------|---------------------|---|-------------------------------|-----------------------------------|---------------------|-------------------|----------------------------|------------------|-----------------|--|
| Ľ | <= 256B | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | |

TABLE 10-1: DMA CONTROLLER FEATURES

FIGURE 10-1: DMA CONTROLLER BLOCK DIAGRAM



10.1 DMA Controller Registers

TABLE 10-2: DMA GLOBAL SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_3000 | DMACON | 31:24 | _ | — | — | _ | — | — | — | — |
| | | 23:16 | - | | _ | - | | _ | _ | — |
| | | 15:8 | ON | FRZ | SIDL | SUSPEND | - | _ | — | — |
| | | 7:0 | _ | _ | — | — | — | — | | — |
| BF88_3004 | DMACONCLR | 31:0 | | Write | clears selecte | d bits in DMA | CON, read yie | lds undefined | value | |
| BF88_3008 | DMACONSET | 31:0 | | Write | e sets selected | bits in DMAC | ON, read yiel | ds undefined v | value | |
| BF88_300C | DMACONINV | 31:0 | | Write | inverts selecte | ed bits in DMA | CON, read yie | elds undefined | value | |
| BF88_3010 | DMASTAT | 31:24 | _ | _ | — | _ | - | — | - | — |
| | | 23:16 | - | | — | _ | - | _ | — | — |
| | | 15:8 | | | — | | | — | — | — |
| | | 7:0 | _ | _ | — | _ | RDWR | — | DMAC | H<1:0> |
| BF88_3020 | DMAADDR | 31:24 | | | | DMAADD | R<31:24> | | | |
| | | 23:16 | | | | DMAADD | R<23:16> | | | |
| | | 15:8 | | | | DMAADE |)R<15:8> | | | |
| | | 7:0 | | | | DMAAD | DR<7:0> | | | |

| | | | | | i | i | i | | | |
|--------------------|-------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_3030 | DCRCCON | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | — | — | — | — | — | _ | _ | — |
| | | 15:8 | _ | _ | _ | _ | | PLEN | <3:0> | |
| | | 7:0 | CRCEN | CRCAPP | _ | _ | _ | | CRCCI | H<1:0> |
| BF88_3034 | DCRCCONCLR | 31:0 | | Write | clears selected | d bits in DCRC | CON, read yi | elds undefined | value | |
| BF88_3038 | DCRCCONSET | 31:0 | | Write | sets selected | bits in DCRC | CON, read yie | lds undefined | value | |
| BF88_303C | DCRCCONINV | 31:0 | | Write i | nverts selecte | d bits in DCR | CCON, read yi | elds undefined | l value | |
| BF88_3040 | DCRCDATA | 31:24 | — | — | — | — | — | | _ | _ |
| | | 23:16 | - | | - | - | - | | | |
| | | 15:8 | | | | DCRCDA | TA<15:8> | | | |
| | | 7:0 | | | | DCRCDA | ATA<7:0> | | | |
| BF88_3044 | DCRCDATACLR | 31:0 | | Write | clears selected | bits in DCRC | DATA, read yi | elds undefined | l value | |
| BF88_3048 | DCRCDATASET | 31:0 | | Write | sets selected | bits in DCRC | DATA, read yie | lds undefined | value | |
| BF88_304C | DCRCDATAINV | 31:0 | | Write in | nverts selected | d bits in DCRC | DATA, read y | elds undefined | d value | |
| BF88_3050 | DCRCXOR | 31:24 | — | — | — | — | — | _ | _ | _ |
| | | 23:16 | — | — | — | — | — | _ | — | — |
| | | 15:8 | | | | DCRCXC |)R<15:8> | | | |
| | | 7:0 | | | | DCRCX | OR<7:0> | | | |
| BF88_3054 | DCRCXORCLR | 31:0 | | Write | clears selecte | d bits in DCRC | CXOR, read yi | elds undefined | value | |
| BF88_3058 | DCRCXORSET | 31:0 | | Write | sets selected | bits in DCRC | XOR, read yie | lds undefined | value | |
| BF88_305C | DCRCXORINV | 31:0 | | Write i | nverts selecte | d bits in DCR | CXOR, read yi | elds undefined | l value | |

TABLE 10-3: DMA CRC SFR SUMMARY

| TABLE 10-4: | DMA CHANNEL 0 SFR SUMMARY |
|-------------|---------------------------|
|-------------|---------------------------|

| Virtual Address ⁽¹⁾ | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------------------------------|-------------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_3060 | DCH0CON | 31:24 | _ | | — | — | — | — | _ | — |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | — | — | — | — | — | — | _ | CHCHNS |
| | | 7:0 | CHEN | CHAED | CHCHN | CHAEN | - | CHEDET | CHPR | l<1:0> |
| BF88_3064 | DCH0CONCLR | 31:0 | | Write | clears selecte | d bits in DCH0 | CON, read yie | elds undefined | value | |
| BF88_3068 | DCH0CONSET | 31:0 | | Write | sets selected | bits in DCH00 | CON, read yie | ds undefined | value | |
| BF88_306C | DCH0CONINV | 31:0 | | Write i | nverts selecte | d bits in DCH | CON, read yi | elds undefined | l value | |
| BF88_3070 | DCH0ECON | 31:24 | _ | — | - | 1 | - | 1 | I | |
| | | 23:16 | | | | CHAIR | Q<7:0> | | | |
| | | 15:8 | | | | CHSIR | Q<7:0> | | | |
| | | 7:0 | CFORCE | CABORT | PATEN | SIRQEN | AIRQEN | _ | - | _ |
| BF88_3074 | DCH0ECONCLR | 31:0 | | Write c | lears selected | bits in DCH0 | ECON, read y | elds undefined | d value | |
| BF88_3078 | DCH0ECONSET | 31:0 | | Write | sets selected | bits in DCH0E | CON, read yie | elds undefined | value | |
| BF88_307C | DCH0ECONINV | 31:0 | | Write ir | nverts selected | bits in DCH0 | ECON, read y | ields undefine | d value | |
| BF88_3080 | DCH0INT | 31:24 | _ | — | | | - | | | |
| | | 23:16 | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE |
| | | 15:8 | _ | _ | — | - | — | _ | - | — |
| | | 7:0 | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF |
| BF88_3084 | DCH0INTCLR | 31:0 | | Write | clears selecte | ed bits in DCH | 0INT, read yie | lds undefined | value | |
| BF88_3088 | DCH0INTSET | 31:0 | | Write | e sets selecte | d bits in DCH0 | INT, read yield | ds undefined v | alue | |
| BF88_308C | DCH0INTINV | 31:0 | | Write | inverts selected | ed bits in DCH | 0INT, read yie | lds undefined | value | |
| BF88_3090 | DCH0SSA | 31:24 | | | | CHSSA | <31:24> | | | |
| | | 23:16 | | | | CHSSA | <23:16> | | | |
| | | 15:8 | | | | CHSSA | \<15:8> | | | |
| | | 7:0 | | | | CHSS | A<7:0> | | | |
| BF88_3094 | DCH0SSACLR | 31:0 | | Write | clears selecte | d bits in DCH0 | SSA, read yie | elds undefined | value | |
| BF88_3098 | DCH0SSASET | 31:0 | | Write | e sets selected | bits in DCH0 | SSA, read yiel | ds undefined v | /alue | |
| BF88_309C | DCH0SSAINV | 31:0 | | Write | inverts selecte | d bits in DCH | 0SSA, read yie | elds undefined | value | |

Note 1: The starting address of the registers for DMA channel n is 0xbf883060 + 0xc0*n.

| Virtual | | | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit |
|------------------------|--------------------------|-------|------------|------------|-----------------|----------------|----------------|----------------|-----------|-----------|
| Address ⁽¹⁾ | Name | | 31/23/15/7 | 30/22/14/6 | 29/21/13/5 | 28/20/12/4 | 27/19/11/3 | 26/18/10/2 | 25/17/9/1 | 24/16/8/0 |
| BF88_30A0 | DCH0DSA | 31:24 | | | | CHDSA | <31:24> | | | |
| | | 23:16 | | | | CHDSA | <23:16> | | | |
| | | 15:8 | | | | CHDSA | \<15:8> | | | |
| | | 7:0 | | | | CHDS | A<7:0> | | | |
| BF88_30A4 | DCH0DSACLR | 31:0 | | Write | clears selecte | d bits in DCH0 | DSA, read yie | elds undefined | value | |
| BF88_30A8 | DCH0DSASET | 31:0 | | Write | e sets selected | bits in DCH0 | DSA, read yiel | lds undefined | value | |
| BF88_30AC | DCH0DSAINV | 31:0 | | Write | inverts selecte | ed bits in DCH | DSA, read yi | elds undefined | l value | |
| BF88_30B0 | DCH0SSIZ | 31:24 | _ | _ | _ | — | — | _ | — | _ |
| | | 23:16 | — | — | _ | — | — | — | - | — |
| | | 15:8 | _ | — | — | — | — | — | — | _ |
| | | 7:0 | | | | CHSSI | Z<7:0> | | | |
| BF88_30B4 | DCH0SSIZCLR | 31:0 | | Write | clears selecte | d bits in DCH0 | SSIZ, read yie | elds undefined | value | |
| BF88_30B8 | DCH0SSIZSET | 31:0 | | Write | e sets selected | bits in DCH08 | SSIZ, read yie | lds undefined | value | |
| BF88_30BC | DCH0SSIZINV | 31:0 | | Write | inverts selecte | d bits in DCH | SSIZ, read yi | elds undefined | d value | |
| BF88_30C0 | DCH0DSIZ | 31:24 | | _ | _ | — | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | — | — | — | — | _ |
| | | 15:8 | _ | | _ | — | — | | — | _ |
| | | 7:0 | | • | | CHDSI | Z<7:0> | • | | • |
| BF88_30C4 | DCH0DSIZCLR | 31:0 | | Write | clears selecte | d bits in DCH0 | DSIZ, read yi | elds undefined | value | |
| BF88_30C8 | DCH0DSIZSET | 31:0 | | Write | e sets selected | bits in DCH0 | OSIZ, read yie | lds undefined | value | |
| BF88_30CC | DCH0DSIZINV | 31:0 | | Write | inverts selecte | d bits in DCH0 | DSIZ, read yi | elds undefined | d value | |
| BF88_30D0 | DCH0SPTR | 31:24 | _ | — | _ | — | _ | — | _ | |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | | | | CHST | R<7:0> | | | |
| BF88_30E0 | DCH0DPTR | 31:24 | _ | _ | _ | — | _ | _ | _ | _ |
| _ | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | | _ | _ | _ | | _ | _ |
| | | 7:0 | | | | CHDPT | R<7:0> | | | |
| BF88_30F0 | DCH0CSIZ | 31:24 | _ | _ | _ | — | _ | _ | _ | _ |
| | | 23:16 | _ | | _ | _ | _ | | _ | _ |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | | | | CHCSI | Z<7:0> | | | |
| BF88 30F4 | DCH0CSIZCLR | 31:0 | | Write | clears selecte | d bits in DCH0 | CSIZ, read vi | elds undefined | value | |
| BF88_30F8 | DCH0CSIZSET | 31:0 | | | | bits in DCH00 | | | | |
| BF88_30FC | DCH0CSIZINV | 31:0 | | | | d bits in DCH0 | | | | |
| BF88_3100 | DCH0CPTR | 31:24 | _ | _ | _ | | _ | _ | _ | _ |
| | | 23:16 | | _ | _ | | _ | _ | _ | _ |
| | | 15:8 | | _ | _ | | _ | _ | _ | _ |
| | | 7:0 | | 1 | | CHCPT | R<7:0> | 1 | | |
| BF88_3110 | DCH0DAT | 31:24 | _ | | | _ | | _ | | _ |
| _,0110 | 20.00/0 | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | | | | CHPD4 | AT<7:0> | | | |
| BF88_3114 | DCH0DATCLR | 31:0 | | \N/rita | clears selecte | d bits in DCH | | lds undefined | value | |
| BF88_3118 | DCH0DATCER | 31:0 | | | | bits in DCH0 | | | | |
| BF88_311C | DCH0DATSET DCH0DATINV | | | | | | | | | |
| DF00_311C | | 31:0 | | vvrite | invens selecte | ed bits in DCH | UDAI, read yle | eius undefined | value | |

Note 1: The starting address of the registers for DMA channel n is 0xbf883060 + 0xc0*n.

| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 23:16 | — | — | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| BF88_1040 | IFS1 | 23:16 | — | _ | _ | — | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| BF88_1120 | IPC9 | 7:0 | _ | — | _ | | DMA0IP<2:0> | | DMA01 | S<1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the DMA peripheral. Refer to the PIC32MX Family Reference Manual (DS61132) for a detailed description of these registers.

| TABLE 10-6: DMA CHANNEL 1 SFR SUMMAR |
|--------------------------------------|
|--------------------------------------|

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------------|-------------|-------|---|--|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| BF88_3120 | DCH1CON | 31:24 | | | | — | — | — | _ | _ | | |
| | | 23:16 | _ | _ | _ | _ | — | — | _ | _ | | |
| | | 15:8 | _ | _ | _ | | — | _ | _ | CHCHNS | | |
| | | 7:0 | CHEN | CHAED | CHCHN | CHAEN | _ | CHEDET | CHPR | RI<1:0> | | |
| BF88_3124 | DCH1CONCLR | 31:0 | | Write | clears selecte | d bits in DCH1 | CON, read yie | elds undefined | value | | | |
| BF88_3128 | DCH1CONSET | 31:0 | | Write | e sets selected | bits in DCH10 | CON, read yie | lds undefined | value | | | |
| BF88_312C | DCH1CONINV | 31:0 | | Write i | inverts selecte | d bits in DCH | ICON, read yi | elds undefined | l value | | | |
| BF88_3130 | DCH1ECON | 31:24 | _ | — | — | — | | | | | | |
| | | 23:16 | | | | CHAIR | Q<7:0> | | | | | |
| | | 15:8 | | | | CHSIR | Q<7:0> | | | | | |
| | | 7:0 | CFORCE | CABORT | PATEN | SIRQEN | AIRQEN | - | _ | — | | |
| BF88_3134 | DCH1ECONCLR | 31:0 | | Write c | lears selected | bits in DCH1 | ECON, read yi | ields undefined | d value | | | |
| BF88_3138 | DCH1ECONSET | 31:0 | | Write | sets selected | bits in DCH1E | CON, read yie | elds undefined | value | | | |
| BF88_313C | DCH1ECONINV | 31:0 | | Write ir | nverts selected | d bits in DCH1 | ECON, read y | ields undefine | d value | | | |
| BF88_3140 | DCH1INT | 31:24 | _ | — | — | — | — | — | — | — | | |
| | | 23:16 | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE | | |
| | | 15:8 | _ | _ | — | — | — | — | _ | - | | |
| | | 7:0 | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF | | |
| BF88_3144 | DCH1INTCLR | 31:0 | | Write | clears selecte | ed bits in DCH | 1INT, read yie | lds undefined | value | • | | |
| BF88_3148 | DCH1INTSET | 31:0 | | Write clears selected bits in DCH1INT, read yields undefined value Write sets selected bits in DCH1INT, read yields undefined value | | | | | | | | |
| BF88_314C | DCH1INTINV | 31:0 | Write inverts selected bits in DCH1INT, read yields undefined value | | | | | | | | | |
| BF88_3150 | DCH1SSA | 31:24 | | | | CHSSA | <31:24> | | | | | |
| | | 23:16 | | | | CHSSA | <23:16> | | | | | |
| | | 15:8 | | | | CHSSA | \<15:8> | | | | | |
| | | 7:0 | | | | CHSS | A<7:0> | | | | | |
| BF88_3154 | DCH1SSACLR | 31:0 | | Write | clears selecte | d bits in DCH1 | ISSA, read yie | elds undefined | value | | | |
| BF88_3158 | DCH1SSASET | 31:0 | | Write | e sets selected | bits in DCH1 | SSA, read yiel | ds undefined v | value | | | |
| BF88_315C | DCH1SSAINV | 31:0 | | Write | inverts selecte | ed bits in DCH | 1SSA, read yie | elds undefined | value | | | |
| BF88_3160 | DCH1DSA | 31:24 | | | | CHDSA | <31:24> | | | | | |
| | | 23:16 | | | | CHDSA | <23:16> | | | | | |
| | | 15:8 | | | | CHDSA | \<15:8> | | | | | |
| | | 7:0 | | | | | A<7:0> | | | | | |
| BF88_3164 | DCH1DSACLR | 31:0 | | Write | clears selecte | d bits in DCH1 | IDSA, read yie | elds undefined | value | | | |
| BF88_3168 | DCH1DSASET | 31:0 | | Write | e sets selected | bits in DCH1 | DSA, read yiel | ds undefined | value | | | |
| BF88_316C | DCH1DSAINV | 31:0 | | Write | inverts selecte | ed bits in DCH | 1DSA, read yie | elds undefined | value | | | |
| BF88_3170 | DCH1SSIZ | 31:24 | — | _ | — | — | — | — | _ | | | |
| | | 23:16 | — | _ | — | — | — | — | — | - | | |
| | | 15:8 | _ | _ | — | — | — | — | — | - | | |
| | | 7:0 | | | | CHSSI | | | | | | |
| BF88_3174 | DCH1SSIZCLR | 31:0 | | Write | clears selecte | d bits in DCH1 | SSIZ, read yie | elds undefined | value | | | |
| BF88_3178 | DCH1SSIZSET | 31:0 | | | | | | lds undefined | | | | |
| BF88_317C | DCH1SSIZINV | 31:0 | | Write i | inverts selecte | d bits in DCH | ISSIZ, read yi | elds undefined | lvalue | | | |

Note 1: The starting address of the registers for DMA channel n is 0xbf883060 + 0xc0*n.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------------|------------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| BF88_3180 | DCH1DSIZ | 31:24 | - | | — | _ | _ | _ | _ | — | |
| | | 23:16 | | | — | | - | — | - | — | |
| | | 15:8 | | | — | | - | — | - | — | |
| | | 7:0 | | | | CHDSI | Z<7:0> | | | | |
| BF88_3184 | DCH1DSIZCLR | 31:0 | | Write | clears selected | d bits in DCH1 | DSIZ, read yie | elds undefined | value | | |
| BF88_3188 | DCH1DSIZSET | 31:0 | | Write | sets selected | bits in DCH1 | OSIZ, read yie | lds undefined | value | | |
| BF88_318C | DCH1DSIZINV | 31:0 | | Write i | inverts selecte | d bits in DCH1 | DSIZ, read yi | elds undefined | l value | | |
| BF88_3190 | DCH1SPTR | 31:24 | | — | — | — | — | — | — | — | |
| | | 23:16 | _ | _ | — | — | _ | — | — | — | |
| | | 15:8 | _ | _ | — | _ | _ | — | _ | _ | |
| | | 7:0 | | CHSPTR<7:0> | | | | | | | |
| BF88_31A0 | DCH1DPTR | 31:24 | _ | — | — | — | _ | — | — | — | |
| | | 23:16 | _ | _ | — | _ | _ | — | _ | _ | |
| | | 15:8 | | | — | | - | — | - | — | |
| | | 7:0 | | | | CHDPT | R<7:0> | | | | |
| BF88_31B0 | 88_31B0 DCH1CSIZ | 31:24 | _ | — | — | _ | — | — | — | _ | |
| | | 23:16 | | | — | | _ | — | - | — | |
| | | 15:8 | _ | _ | — | — | _ | — | — | — | |
| | | 7:0 | | | | CHCSI | Z<7:0> | | | | |
| BF88_31B4 | DCH1CSIZCLR | 31:0 | | Write | clears selected | d bits in DCH1 | CSIZ, read yie | elds undefined | value | | |
| BF88_31B8 | DCH1CSIZSET | 31:0 | | Write | sets selected | bits in DCH10 | CSIZ, read yie | lds undefined | value | | |
| BF88_31BC | DCH1CSIZINV | 31:0 | | Write i | inverts selecte | d bits in DCH1 | CSIZ, read yi | elds undefined | l value | | |
| BF88_31C0 | DCH1CPTR | 31:24 | _ | — | — | _ | - | — | - | - | |
| | | 23:16 | _ | — | — | _ | - | — | - | - | |
| | | 15:8 | _ | _ | — | — | _ | — | _ | — | |
| | | 7:0 | | | • | CHCPT | R<7:0> | | | | |
| BF88_31D0 | DCH1DAT | 31:24 | _ | — | — | — | _ | — | — | — | |
| | | 23:16 | _ | _ | — | _ | _ | — | _ | _ | |
| | | 15:8 | | | — | | - | — | - | — | |
| | | 7:0 | | | | CHPDA | T<7:0> | | | | |
| BF88_31D4 | DCH1DATCLR | 31:0 | | Write | clears selecte | d bits in DCH | 1DAT, read yie | lds undefined | value | | |
| BF88_31D8 | DCH1DATSET | 31:0 | | | e sets selected | | | | | | |
| BF88 31DC | DCH1DATINV | 31:0 | | Write | inverts selecte | d bits in DCH | 1DAT read vie | lds undefined | value | | |

The starting address of the registers for DMA channel n is $0xbf883060 + 0xc0^*n$. Note 1:

DMA CHANNEL 1 INTERRUPT REGISTER SUMMARY⁽¹⁾ **TABLE 10-7:**

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 23:16 | — | — | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| BF88_1040 | IFS1 | 23:16 | — | _ | — | — | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| BF88_1120 | IPC9 | 15:8 | | | - | | DMA1IP<2:0> | | DMA1I | S<1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the DMA peripheral. Refer to the "PIC32MX Family Reference Manual' (DS61132) for a detailed description of these registers.

| Virtual Address ⁽¹⁾ | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|-----------------------------------|--------------------------|-------|-----------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| BF88_31E0 | DCH2CON | 31:24 | | — | — | — | — | — | — | _ | | | |
| | | 23:16 | - | — | _ | _ | _ | — | _ | _ | | | |
| | | 15:8 | - | — | _ | _ | _ | — | _ | CHCHNS | | | |
| | | 7:0 | CHEN | CHAED | CHCHN | CHAEN | — | CHEDET | CHPR | l<1:0> | | | |
| BF88_31E4 | DCH2CONCLR | 31:0 | | Write cl | ears selected | bits in DCH20 | CON, read yie | lds undefined v | /alue | | | | |
| BF88_31E8 | DCH2CONSET | 31:0 | | Write s | ets selected b | its in DCH2C | ON, read yield | ds undefined va | alue | | | | |
| BF88_31EC | DCH2CONINV | 31:0 | | Write inv | verts selected | bits in DCH2 | CON, read yie | lds undefined | value | | | | |
| BF88_31F0 | DCH2ECON | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ | | | |
| | | 23:16 | | | | CHAIRC | Q<7:0> | | | | | | |
| | | 15:8 | | | | CHSIRC | Q<7:0> | | | | | | |
| | | 7:0 | CFORCE | CABORT | PATEN | SIRQEN | AIRQEN | _ | | _ | | | |
| BF88_31F4 | DCH2ECONCLR | 31:0 | | Write cle | ars selected b | oits in DCH2E | CON, read yie | elds undefined | value | | | | |
| BF88_31F8 | DCH2ECONSET | 31:0 | | Write se | ets selected bi | ts in DCH2EC | CON, read yiel | ds undefined v | alue | | | | |
| BF88_31FC | DCH2ECONINV | 31:0 | | Write inv | erts selected b | oits in DCH2E | CON, read yi | elds undefined | value | | | | |
| BF88_3200 | DCH2INT | 31:24 | - | _ | _ | _ | _ | _ | _ | _ | | | |
| - | | 23:16 | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE | | | |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ | | | |
| | | 7:0 | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF | | | |
| BF88 3204 | DCH2INTCLR | 31:0 | | | | | | ds undefined v | | | | | |
| BF88_3208 | DCH2INTSET | 31:0 | | | | | | s undefined va | | | | | |
| BF88_320C | DCH2INTINV | 31:0 | | | | | | ds undefined v | | | | | |
| BF88_3210 | DCH2SSA | 31:24 | | | | CHSSA< | | | | | | | |
| DI 00_0210 | 001200/ | 23:16 | | | | | | | | | | | |
| | | 15:8 | CHSSA<23:16> CHSSA<15:8> | | | | | | | | | | |
| | | 7:0 | | | | CHSSA | | | | | | | |
| BF88_3214 | DCH2SSACLR | 31:0 | | Write of | oare coloctod | | | ds undefined v | | | | | |
| BF88_3214 | DCH2SSACER DCH2SSASET | 31:0 | | | | | | ls undefined va | | | | | |
| BF88_321C | DCH2SSASE1 | 31:0 | | | | | | Ids undefined v | | | | | |
| BF88_3220 | DCH2DSA | 31:24 | | white in | verits selected | CHDSA< | | | lue | | | | |
| DI 00_3220 | DCH2D3A | 23:16 | | | | CHDSA< | | | | | | | |
| | | 15:8 | | | | CHDSA | | | | | | | |
| | | 7:0 | | | | CHDSA | | | | | | | |
| BF88_3224 | DCH2DSACLR | 31:0 | | \\/rita.al | ooro coloctod | | - | ds undefined v | velue. | | | | |
| | DCH2DSACER DCH2DSASET | 31:0 | | | | | | ls undefined va | | | | | |
| BF88_3228 BF88_322C | DCH2DSASE1 | 31:0 | | | | | | Ids undefined v | | | | | |
| | | 1 | | write in | | | DSA, lead yie | | | | | | |
| BF88_3230 | DCH2SSIZ | 31:24 | | | | | | | | | | | |
| | | 23:16 | | | | | | | | | | | |
| | | 15:8 | | _ | | | - | | | | | | |
| DE00 2024 | | 7:0 | | \A/rite_el | ara calentad | CHSSIZ | | lda un dafin a du | volue. | | | | |
| BF88_3234 | DCH2SSIZCLR | 31:0 | | | | | | lds undefined v | | | | | |
| BF88_3238 | DCH2SSIZSET | 31:0 | | | | | | ds undefined va | | | | | |
| BF88_323C | DCH2SSIZINV | 31:0 | | vvrite inv | erts selected | bits in DCH2 | SSIZ, read yie | lds undefined | value | | | | |
| BF88_3240 | DCH2DSIZ | 31:24 | | _ | — | — | — | — | — | _ | | | |
| | | 23:16 | _ | — | — | — | — | — | — | _ | | | |
| | | 15:8 | _ | — | — | | | — | — | — | | | |
| | | 7:0 | | | | CHDSIZ | | | | | | | |
| BF88_3244 | DCH2DSIZCLR | 31:0 | | | | | | Ids undefined v | | | | | |
| BF88_3248 | DCH2DSIZSET | 31:0 | | | | | | ds undefined va | | | | | |
| BF88_324C | DCH2DSIZINV | 31:0 | | Write inv | verts selected | bits in DCH2 | DSIZ, read yie | lds undefined | value | | | | |

Note 1: The starting address of the registers for DMA channel n is 0xbf883060 + 0xc0*n.

| Virtual Address ⁽¹⁾ | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------------------------------|-------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_3250 | DCH2SPTR | 31:24 | | — | — | — | | | — | _ |
| | | 23:16 | - | _ | _ | _ | | - | _ | _ |
| | | 15:8 | _ | — | — | _ | | _ | — | _ |
| | | 7:0 | | • | | CHSPTF | R<7:0> | | • | • |
| BF88_3260 | DCH2DPTR | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | - | _ | _ | _ | | - | _ | _ |
| | | 15:8 | - | _ | _ | _ | | - | _ | _ |
| | | 7:0 | | • | | CHDPTF | R<7:0> | | • | • |
| BF88_3270 | DCH2CSIZ | 31:24 | _ | — | | _ | — | _ | _ | |
| | | 23:16 | _ | — | | _ | _ | _ | _ | |
| | | 15:8 | _ | — | | _ | _ | _ | _ | |
| | | 7:0 | | | | CHCSIZ | <7:0> | | | |
| BF88_3274 | DCH2CSIZCLR | 31:0 | | Write cle | ears selected l | bits in DCH20 | CSIZ, read yiel | ds undefined v | /alue | |
| BF88_3278 | DCH2CSIZSET | 31:0 | | Write s | ets selected b | its in DCH2C | SIZ, read yield | ls undefined va | alue | |
| BF88_327C | DCH2CSIZINV | 31:0 | | Write inv | verts selected | bits in DCH20 | CSIZ, read yie | lds undefined | value | |
| BF88_3280 | DCH2CPTR | 31:24 | _ | _ | — | — | — | _ | _ | — |
| | | 23:16 | _ | _ | — | — | _ | _ | _ | _ |
| | | 15:8 | _ | — | _ | _ | _ | _ | — | _ |
| | | 7:0 | | | | CHCPTF | R<7:0> | | | |
| BF88_3290 | DCH2DAT | 31:24 | _ | _ | — | — | _ | _ | _ | — |
| | | 23:16 | _ | — | _ | _ | _ | _ | — | _ |
| | | 15:8 | _ | — | _ | _ | _ | _ | — | _ |
| | | 7:0 | | | | CHPDA | ۲<7:0> | | | |
| BF88_3294 | DCH2DATCLR | 31:0 | | Write cl | ears selected | bits in DCH2 | DAT, read yiel | ds undefined v | alue | |
| BF88_3298 | DCH2DATSET | 31:0 | | Write s | sets selected b | oits in DCH2D | AT, read yield | s undefined va | lue | |
| BF88 329C | DCH2DATINV | 31:0 | | Write in | verts selected | bits in DCH2 | DAT, read viel | ds undefined v | alue | |

The starting address of the registers for DMA channel n is $0xbf883060 + 0xc0^*n$. Note 1:

DMA CHANNEL 2 INTERRUPT REGISTER SUMMARY⁽¹⁾ **TABLE 10-9**:

| Virtual Address | Name | • | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 23:16 | — | — | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| BF88_1040 | IFS1 | 23:16 | — | _ | — | — | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| BF88_1120 | IPC9 | 23:16 | _ | | - | | DMA2IP<2:0> | | DMA2 | IS<1:0> |

This summary table contains partial register definitions that only pertain to the DMA peripheral. Refer to the PIC32MX Family Reference Manual (DS61132) for a detailed description of these registers. Note 1:

| Virtual Address ⁽¹⁾ | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|-----------------------------------|--------------------|-------|-------------------|------------------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| BF88_32A0 | DCH3CON | 31:24 | — | | — | — | — | - | — | | | | |
| | | 23:16 | — | - | — | — | — | _ | — | — | | | |
| | | 15:8 | — | | — | _ | — | - | — | CHCHNS | | | |
| | | 7:0 | CHEN | CHAED | CHCHN | CHAEN | — | CHEDET | CHPR | l<1:0> | | | |
| BF88_32A4 | DCH3CONCLR | 31:0 | | Write | clears selecte | d bits in DCH3 | CON, read yie | elds undefined | value | | | | |
| BF88_32A8 | DCH3CONSET | 31:0 | | Write | e sets selected | bits in DCH30 | CON, read yie | ds undefined | value | | | | |
| BF88_32AC | DCH3CONINV | 31:0 | | Write | inverts selecte | d bits in DCH | BCON, read yi | elds undefined | l value | | | | |
| BF88_32B0 | DCH3ECON | 31:24 | — | — | - | — | - | - | - | _ | | | |
| | | 23:16 | | | | CHAIR | Q<7:0> | | | | | | |
| | | 15:8 | | | | CHSIR | Q<7:0> | | | | | | |
| | | 7:0 | CFORCE | CABORT | PATEN | SIRQEN | AIRQEN | | _ | — | | | |
| BF88_32B4 | DCH3ECONCLR | 31:0 | | Write of | clears selected | l bits in DCH3 | ECON, read yi | elds undefine | d value | | | | |
| 3F88_32B8 | DCH3ECONSET | 31:0 | | Write | sets selected | bits in DCH3E | CON, read yie | elds undefined | value | | | | |
| BF88_32BC | DCH3ECONINV | 31:0 | | Write in | nverts selected | d bits in DCH3 | ECON, read y | ields undefine | d value | | | | |
| BF88_32C0 | DCH3INT | 31:24 | _ | | — | — | - | | - | — | | | |
| | | 23:16 | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE | | | |
| | | 15:8 | — | | _ | — | _ | | _ | — | | | |
| | | 7:0 | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF | | | |
| 3F88_32C4 | DCH3INTCLR | 31:0 | | Write | clears selecte | ed bits in DCH | 3INT, read yie | lds undefined | value | | | | |
| 3F88_32C8 | DCH3INTSET | 31:0 | | | | d bits in DCH3 | | | | | | | |
| 3F88_32CC | DCH3INTINV | 31:0 | | Write | inverts select | ed bits in DCH | 3INT, read yie | lds undefined | value | | | | |
| 3F88_32D0 | DCH3SSA | 31:24 | | | | CHSSA | <31:24> | | | | | | |
| | | 23:16 | | CHSSA<31:24> CHSSA<23:16> | | | | | | | | | |
| | | 15:8 | | | | CHSSA | \<15:8> | | | | | | |
| | | 7:0 | | | | CHSS | | | | | | | |
| BF88_32D4 | DCH3SSACLR | 31:0 | | Write | clears selecte | d bits in DCH3 | BSSA, read yie | elds undefined | value | | | | |
| BF88_32D8 | DCH3SSASET | 31:0 | | Write | e sets selected | bits in DCH3 | SSA, read yiel | ds undefined | value | | | | |
| 3F88_32DC | DCH3SSAINV | 31:0 | | Write | inverts selecte | ed bits in DCH | 3SSA, read yie | elds undefined | l value | | | | |
| BF88_32E0 | DCH3DSA | 31:24 | | | | CHDSA | <31:24> | | | | | | |
| | | 23:16 | | | | CHDSA | <23:16> | | | | | | |
| | | 15:8 | | | | CHDSA | | | | | | | |
| | | 7:0 | | | | CHDS | | | | | | | |
| BF88_32E4 | DCH3DSACLR | 31:0 | | | | d bits in DCH3 | | | | | | | |
| BF88_32E8 | DCH3DSASET | 31:0 | | Write | e sets selected | bits in DCH3 | DSA, read yiel | ds undefined | value | | | | |
| BF88_32EC | DCH3DSAINV | 31:0 | | Write | inverts selecte | ed bits in DCH | 3DSA, read yie | elds undefined | value | - | | | |
| 3F88_32F0 | DCH3SSIZ | 31:24 | _ | _ | — | — | _ | _ | _ | _ | | | |
| | | 23:16 | _ | _ | — | — | _ | _ | _ | _ | | | |
| | | 15:8 | — | — | — | — | — | — | — | — | | | |
| | | 7:0 | | | | | Z<7:0> | | | | | | |
| 3F88_32F4 | DCH3SSIZCLR | 31:0 | | | | d bits in DCH3 | | | | | | | |
| BF88_32F8 | DCH3SSIZSET | 31:0 | | | | bits in DCH3 | | | | | | | |
| 3F88_32FC | DCH3SSIZINV | 31:0 | | Write | inverts selecte | d bits in DCH | 3SSIZ, read yi | elds undefined | d value | | | | |
| 3F88_3300 | DCH3DSIZ | 31:24 | — | — | — | — | — | _ | — | — | | | |
| | | 23:16 | _ | _ | — | — | _ | _ | _ | _ | | | |
| | | 15:8 | — | _ | | — | — | — | — | — | | | |
| | | 7:0 | | | | CHDSI | | | | | | | |
| 3F88_3304 | DCH3DSIZCLR | 31:0 | | | | d bits in DCH3 | | | | | | | |
| BF88_3308 | DCH3DSIZSET | 31:0 | | | | bits in DCH3 | - | | | | | | |
| BF88_330C | DCH3DSIZINV | 31:0 | | Write | nverts selecte | d bits in DCH3 | BDSIZ, read yi | elds undefined | d value | | | | |
| BF88_3310 | DCH3SPTR | 31:24 | — | — | — | — | — | — | — | — | | | |
| | | 23:16 | — | | — | — | — | - | — | — | | | |
| | | 15:8 | — | | — | _ | — | — | _ | — | | | |
| | | 7:0 | | | | CHSPT | R<7:0> | | | | | | |

TABLE 10-10: DMA CHANNEL 3 SFR SUMMARY

Note 1: The starting address of the registers for DMA channel n is 0xbf883060 + 0xc0*n.

| Virtual Address ⁽¹⁾ | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|-----------------------------------|-------------------|-------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| BF88_3320 | DCH3DPTR | 31:24 | — | _ | — | — | _ | — | _ | — | |
| | | 23:16 | — | — | — | - | — | — | — | — | |
| | | 15:8 | _ | _ | — | — | — | — | _ | — | |
| | | 7:0 | | | | CHDPT | R<7:0> | | | | |
| BF88_3330 | DCH3CSIZ | 31:24 | _ | _ | — | _ | — | — | _ | — | |
| | | 23:16 | _ | — | - | _ | — | — | — | - | |
| | | 15:8 | — | — | — | — | — | — | — | — | |
| | | 7:0 | | CHCSIZ<7:0> | | | | | | | |
| BF88_3334 | DCH3CSIZCLR | 31:0 | | Write clears selected bits in DCH3CSIZ, read yields undefined value | | | | | | | |
| BF88_3338 | DCH3CSIZSET | 31:0 | | Write sets selected bits in DCH3CSIZ, read yields undefined value | | | | | | | |
| BF88_333C | DCH3CSIZINV | 31:0 | | Write i | nverts selecte | d bits in DCH3 | SCSIZ, read yi | elds undefined | l value | | |
| BF88_3340 | DCH3CPTR | 31:24 | | | _ | | | _ | | _ | |
| | | 23:16 | | | — | | | — | | — | |
| | | 15:8 | _ | — | - | _ | — | — | — | - | |
| | | 7:0 | | | | CHCPT | R<7:0> | | | | |
| BF88_3350 | DCH3DAT | 31:24 | 1 | I | - | 1 | 1 | - | I | - | |
| | | 23:16 | | | _ | | | _ | | _ | |
| | | 15:8 | | | _ | | | _ | | _ | |
| | | 7:0 | | | | CHPDA | \T<7:0> | | | | |
| BF88_3354 | DCH3DATCLR | 31:0 | | Write | clears selecte | d bits in DCH3 | 3DAT, read yie | lds undefined | value | | |
| BF88_3358 | DCH3DATSET | 31:0 | | Write | e sets selected | bits in DCH3 | DAT, read yiel | ds undefined v | alue | | |
| BF88_335C | DCH3DATINV | 31:0 | | Write | inverts selecte | ed bits in DCH | 3DAT, read yie | elds undefined | value | | |

TABLE 10-10: DMA CHANNEL 3 SFR SUMMARY (CONTINUED)

Note 1: The starting address of the registers for DMA channel n is 0xbf883060 + 0xc0*n.

TABLE 10-11: DMA CHANNEL 3 INTERRUPT REGISTER SUMMARY

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 23:16 | — | — | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| BF88_1040 | IFS1 | 23:16 | _ | _ | _ | _ | DMA3IF | DMA2IF | DMA1IF | DMA0IF |
| BF88_1120 | IPC9 | 31:24 | — | — | — | | DMA3IP<2:0> | • | DMA3I | S<1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the DMA peripheral. Refer to the PIC32MX Family Reference Manual (DS61132) for a detailed description of these registers.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|---|---|----------------------------------|-------------------------|---------------|-----------|
| _ | | _ | — | | | — | _ |
| pit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| bit 23 | | _ | — | _ | _ | — | bit 1 |
| 511 25 | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x |
| ON | FRZ | SIDL | SUSPEND | — | | _ | — |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | _ | _ | _ | |
| L egend: R = Readab | | W = Writable -n = Bit Value | • bit F ə at POR: ('0', '1', | P = Program x = Unknov | | r = Reserved | |
| Legend: R = Readab U = Unimple | mented bit | -n = Bit Value | e at POR: ('0', '1', | • | | r = Reserved | |
| bit 7 Legend: R = Readab U = Unimple bit 31-16 bit 15 | Reserved: W | -n = Bit Value rite '0'; ignore | e at POR: ('0', '1', | • | | r = Reserved | |
| Legend: R = Readab U = Unimple | mented bit | -n = Bit Value rite '0'; ignore bit ule is enabled | e at POR: ('0', '1', read | • | | r = Reserved | |
| Legend: R = Readab U = Unimple bit 31-16 | Reserved: W ON: DMA On 1 = DMA mod | -n = Bit Value rite '0'; ignore bit lule is enabled ule is disabled | e at POR: ('0', '1', read | • | | r = Reserved | bit |
| Legend: R = Readab U = Unimple bit 31-16 bit 15 | Reserved: W ON: DMA On 1 = DMA mod 0 = DMA mod FRZ: DMA Fr 1 = DMA is fro | -n = Bit Value rite '0'; ignore bit ule is enabled ule is disabled eeze bit ⁽¹⁾ ozen during D | e at POR: ('0', '1', read I | x = Unknov | | r = Reserved | |
| Legend: R = Readab U = Unimple bit 31-16 bit 15 | Reserved: W ON: DMA On 1 = DMA mod 0 = DMA mod FRZ: DMA Fr 1 = DMA is fr 0 = DMA cont | -n = Bit Value rite '0'; ignore bit lule is enabled lule is disabled eeze bit ⁽¹⁾ ozen during Du inues to run d | e at POR: ('0', '1', read I d ebug mode | x = Unknov | vn) | | bit |
| Legend: R = Readab U = Unimple bit 31-16 bit 15 | Reserved: W ON: DMA On 1 = DMA mod 0 = DMA mod FRZ: DMA Fr 1 = DMA is fr 0 = DMA cont Note: FRZ i SIDL: Stop in | -n = Bit Value rite '0'; ignore bit ule is enabled ule is disabled eeze bit ⁽¹⁾ ozen during D inues to run d s writable in D Idle Mode bit | e at POR: ('0', '1', read d ebug mode uring Debug mod vebug Exception n | x = Unknov | vn) | | bit |
| Legend: R = Readab U = Unimple bit 31-16 bit 15 bit 14 | Reserved: W ON: DMA On 1 = DMA mod 0 = DMA mod FRZ: DMA Fr 1 = DMA is fr 0 = DMA cont Note: FRZ i SIDL: Stop in | -n = Bit Value rite '0'; ignore bit ule is enabled ule is disabled eeze bit ⁽¹⁾ ozen during Dr inues to run d s writable in D Idle Mode bit sfers are froze | e at POR: ('0', '1', read d ebug mode uring Debug mod vebug Exception n en during Sleep | x = Unknov | vn) | | bit |
| Legend: R = Readab U = Unimple bit 31-16 bit 15 bit 14 | Reserved: W ON: DMA On 1 = DMA mod 0 0 = DMA mod DMA fraction 1 = DMA is fraction 0 0 = DMA cont Note: FRZ i Note: FRZ i SIDL: Stop in 1 = DMA transition 0 = DMA transition 0 SUSPEND: D D D | -n = Bit Value rite '0'; ignore bit ule is enabled ule is disabled eeze bit ⁽¹⁾ ozen during D inues to run d s writable in D Idle Mode bit sfers are froze sfers continue MA Suspend | e at POR: ('0', '1', read d ebug mode uring Debug mod bebug Exception n en during Sleep during Sleep bit | x = Unknov e node only, it | vn) is forced to '0' | in Normal mod | bit |
| Legend: R = Readab U = Unimple bit 31-16 bit 15 bit 15 bit 14 | Reserved: W ON: DMA On 1 = DMA mod 0 0 = DMA mod DMA fraction 1 = DMA is fraction 0 0 = DMA cont Note: FRZ i Note: FRZ i SIDL: Stop in 1 = DMA transition 0 = DMA transition 0 SUSPEND: D D D | -n = Bit Value rite '0'; ignore bit ule is enabled ule is disabled eeze bit ⁽¹⁾ ozen during D inues to run d s writable in D Idle Mode bit sfers are froze sfers continue MA Suspend sfers are susp | e at POR: ('0', '1', read b ebug mode uring Debug mod bebug Exception n en during Sleep during Sleep bit ended to allow Cf | x = Unknov e node only, it | vn) is forced to '0' | in Normal mod | bit |

REGISTER 10-2: DMASTAT: DMA STATUS REGISTER⁽¹⁾

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|-----------|------------------|-----------------|----------------|-----------|--------------|--------|
| _ | _ | — | _ | _ | _ | — | — |
| bit 31 | | | | | | 1 | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | — |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | _ | — | — | — | — | — | — |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | r-x | R-0 | r-x | R-0 | R-0 |
| | | — | — | RDWR | — | DMAC | H<1:0> |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | it | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | ented bit | -n = Bit Value a | at POR: ('0', ' | 1', x = Unknov | vn) | | |

bit 3 **RDWR:** Read/Write Status bit

1 = Last DMA bus access was a read

0 = Last DMA bus access was a write

bit 2 Reserved: Write '0'; ignore read

bit 1-0 DMACH<1:0>: DMA Channel bits

Note 1: This register contains the value of the most recent active DMA channel.

| REGISTER 10- | 3: DMA | ADDR: DMA A | DDRESS F | EGISTER ⁽¹⁾ | | | |
|---------------------|----------|----------------|---------------|------------------------|-----------|------------------|--------|
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | DMAADI | DR<31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | DMAADI | DR<23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | DMAAD | DR<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | DMAAD | DR<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable bi | t | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimplemer | nted bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | /n) | | |

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

Note 1: This register contains the address of the most recent DMA access.

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

| REGISTER | IU-4: DURCU | UN: DMA C | | JL REGISTE | ĸ | | | | |
|--------------|-----------------|----------------------------------|--------------------|------------------|-------------------|-------------------|------------------|--|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — | — | — | — | — | — | — | | |
| bit 31 | | | | | | | bit 24 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — | — | — | — | — | — | — | | |
| bit 23 | | | | | | | bit 16 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| _ | | | — | | PLEN | l<3:0> | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | | |
| CRCEN | CRCAPP | _ | — | — | — | CRCC | H<1:0> | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | | W = Writable | | P = Program | | r = Reserved | bit | | |
| U = Unimpler | nented bit | -n = Bit Value | e at POR: ('0', ' | 1', $x = Unknow$ | wn) | | | | |
| bit 31-12 | Reserved: Wri | to '0': ignoro | rood | | | | | | |
| bit 11-8 | PLEN<3:0>: P | | | | | | | | |
| DIL 11-0 | Denotes the ler | • | • | | | | | | |
| bit 7 | CRCEN: CRC | | nynonnai – r. | | | | | | |
| | 1 = CRC modu | | and channel ti | ransfers are ro | uted through th | e CRC module | 4 | | |
| | 0 = CRC modu | | | | • | | · | | |
| bit 6 | CRCAPP: CRC | C Append Mo | de bit | | | | | | |
| | 1 = Data read | | | | | | | | |
| | | ation register. n given by D(| | transfer comp | pletes, the calc | ulated CRC wil | ll be written to | | |
| | 0 = Channel be | | | RC being calcu | ulated as data is | s transferred fro | om the source | | |
| | to the dest | | | | | | | | |
| bit 5-2 | Reserved: Wri | te '0'; ignore | read | | | | | | |
| bit 1-0 | CRCCH<1:0>: | CRC Channe | el Select bits | | | | | | |
| | | | | | | | | | |
| | 11 = CRC is as | | | | | | | | |
| | 10 = CRC is as | ssigned to Ch | annel 2 | | | | | | |
| | | ssigned to Ch ssigned to Ch | annel 2 annel 1 | | | | | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|-----------|----------------|---------------|-----------------|-----------|------------------|--------|
| | _ | — | _ | — | _ | — | _ |
| bit 31 | | · · | | | | · · | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | _ | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DCRCDA | TA<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DCRCD/ | ATA<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | bit | P = Programr | mable bit | r = Reserved bit | |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0'. | '1', x = Unknow | n) | | |

bit 31-16 **Reserved:** Write '0'; ignore read

bit 15-0 DCRCDATA<15:0>: CRC Data Register bits Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits > PLEN will return '0' on any read.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|-----------|----------------|----------------------------|----------------|-------|--------------|-------|
| _ | — | | — | | — | | _ |
| oit 31 | | | | | | | bit |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | | _ | — | | — | _ |
| bit 23 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DCRCXO | R<15:8> | | | |
| bit 15 | | | | | | | b |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DCRCXC |)R<7:0> | | | |
| bit 7 | | | | | | | b |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | e bit P = Programmable bit | | | r = Reserved | bit |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', ' | l', x = Unknow | /n) | | |

 1 = Enable the XOR input to the Shift register
 0 = Disable the XOR input to the Shift register; data is shifted directly in from the previous stage in the register

Note 1: The LSb of the DCRCXOR register will be always set.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|--|--|--|--|---|------------------------------|----------|
| _ | _ | | | — | | _ | _ |
| bit 31 | | | | • | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | — | — | — | — |
| bit 23 | | | | | | | bit 10 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 |
| — | — | — | _ | — | — | — | CHCHNS |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | R-0 | R/W-0 | R/W-0 |
| CHEN | CHAED | CHCHN | CHAEN | | CHEDET | CHPF | RI<1:0> |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | 1.12 | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Program | | r = Reserved | bit |
| | | D ¹ /2/2 | | | | | |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknov | wn) | | |
| - | | | | ', x = Unknov | wn) | | |
| bit 31-9 | Reserved: W | rite '0'; ignore | read | ', x = Unknov | wn) | | |
| U = Unimpler bit 31-9 bit 8 | Reserved: W CHCHNS: Ch | rite '0'; ignore i nain Channel S | read election bit | | | 2 transfer cor | molete) |
| bit 31-9 | Reserved: W CHCHNS : Ch 1 = Chain to c | rite '0'; ignore i nain Channel S channel lower i | read election bit n natural priorit | y (CH1 will be | enabled by CH | | • • |
| bit 31-9 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c | rite '0'; ignore i nain Channel S channel lower i channel higher | read election bit n natural priorit in natural priori | y (CH1 will be ty (CH1 will b | | H0 transfer co | • • |
| bit 31-9 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c | rite '0'; ignore i nain Channel S channel lower i channel higher ain selection bi | read election bit n natural priorit in natural priori | y (CH1 will be ty (CH1 will b | e enabled by CH be enabled by CH | H0 transfer co | • • |
| bit 31-9 bit 8 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The ch | rite '0'; ignore i nain Channel S channel lower i channel higher ain selection bi nel Enable bit | read election bit n natural priorit in natural priori | y (CH1 will be ty (CH1 will b | e enabled by CH be enabled by CH | H0 transfer co | • • |
| bit 31-9 bit 8 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The cha CHEN: Chan | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled | read election bit n natural priorit in natural priori | y (CH1 will be ty (CH1 will b | e enabled by CH be enabled by CH | H0 transfer co | • • |
| bit 31-9 bit 8 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain CHEN: Channel i 0 = Channel i CHAED: Cha | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Eve | read election bit n natural priorit in natural priori it takes effect w ents If Disabled | y (CH1 will be ty (CH1 will b hen chaining bit | e enabled by CH e enabled by CH is enabled, i.e., | 10 transfer co CHCHN = 1. | • • |
| bit 31-9 bit 8 bit 7 | Reserved: W CHCHNS: Ch 1 = Chain to co $0 = Chain to co Note: The chain 1 = Channel i0 = Channel i0 = Channel i1 = Channel so 1 = Channel so1 = Channel so 1 = Channel so1 = Channel so 1 = Channel so$ | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Eve start/abort ever | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist | y (CH1 will be ty (CH1 will b hen chaining bit ered, even if | e enabled by CH e enabled by CF is enabled, i.e., the channel is di | 10 transfer co CHCHN = 1. | • • |
| bit 31-9 bit 8 bit 7 bit 6 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain 1 = Channel s 0 = Channel s 0 = Channel s | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Eve start/abort ever start/abort ever | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist | y (CH1 will be ty (CH1 will b hen chaining bit ered, even if | e enabled by CH e enabled by CF is enabled, i.e., the channel is di | 10 transfer co CHCHN = 1. | • • |
| bit 31-9 bit 8 bit 7 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain $1 = Channel s0 = Channel s0 = Channel s$ | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Even start/abort even start/abort even | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist nts will be ignore able bit | y (CH1 will be ty (CH1 will b hen chaining bit ered, even if ed if the chan | e enabled by CH e enabled by CH is enabled, i.e., the channel is di nel is disabled | 10 transfer co CHCHN = 1. | • • |
| bit 31-9 bit 8 bit 7 bit 6 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain $1 = Channel s0 = Channel s0 = Channel s1 = Channel s$ | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist nts will be ignore able bit ined to channel | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate | e enabled by CH e enabled by CH is enabled, i.e., the channel is di nel is disabled | 10 transfer co CHCHN = 1. | • • |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 | Reserved: W CHCHNS: Ch 1 = Chain to co $0 = Chain to co Note: The chain 1 = Channel i0 = Channel iCHAED: Chain 1 = Channel so 0 = Channel so 0 = Channel so 1 = Channel so 0 = Channel so 1 = Channel so 0 = Channel so0 = Channel so 0 = Channel so0 = Channel so 0 = Channel so0 = Channel so 0 = Channel so1 = Allow chain 0 = Do not chain$ | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Eve start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist nts will be ignore able bit ined to channel higher in natura | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate | e enabled by CH e enabled by CH is enabled, i.e., the channel is di nel is disabled | 10 transfer co CHCHN = 1. | • • |
| bit 31-9 bit 8 bit 7 bit 6 | Reserved: W CHCHNS: Cr 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain 1 = Channel s 0 = Channel s 0 = Channel s 1 = Allow chain 1 = Allow chain 0 = Do not chain CHAEN: Chain 1 = Channel s | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist nts will be ignore able bit ined to channel higher in natura c Enable bit | y (CH1 will be ty (CH1 will b hen chaining bit ed if the chan higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i 0 = Channel s 1 = Channel s 0 = Channel s 1 = Allow chain 0 = Do not chain 1 = Channel is 1 = Channel is 1 = Channel is | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist nts will be ignore able bit ined to channel higher in natura c Enable bit | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH e enabled by CH is enabled, i.e., the channel is di nel is disabled | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 bit 4 | Reserved: W CHCHNS: Ch 1 = Chain to co $0 = Chain to co Note: The chain 1 = Channel i0 = Channel iCHAED: Chain 1 = Channel s0 = Channel s0 = Channel s1 = Allow chain 0 = Do not chCHAEN: Chain 1 = Channel s0 = Channel s1 = Channel s$ | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist take will be ignore able bit ined to channel higher in natura c Enable bit enabled, and no plock transfer co | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 | Reserved: W CHCHNS: Ch 1 = Chain to co $0 = Chain to co Note: The chain 1 = Channel i0 = Channel iCHAED: Chain 1 = Channel so 0 = Channel so 0 = Channel so1 = Allow chain 1 = Channel so CHCHN: Chain 1 = Allow chain 0 = Do not chain CHAEN: Chain 1 = Channel so 0 = Channel so0 = Channel so 0 = Channel so0 = Channel so 0 = Channel so0 = Channel so 0 = Channel so1 = Channel so 0 = Channel so0 = Channel so 0 = Channel so0 = Channel so co 0 = Channel so0 = Channel so co 0 = Channel so0 = Channel so co 0 = Channel so co co0 = Channel so co 0 = Channel so co 0 = Channel so co co co0 = Channel so co 0 = Channel so co co co co $ | rite '0'; ignore i bain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist the will be ignore able bit ined to channel higher in natura c Enable bit enabled, and no plock transfer co read | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i 0 = Channel i 1 = Channel s 0 = Channel s 0 = Channel s 1 = Allow chain 0 = Do not ching 1 = Channel is 0 = Channel is 0 = Channel is 0 = Channel is 0 = Channel is 1 = Channel is 0 = Channel is 1 = Channel is 0 = Channel is 1 = Channel is | rite '0'; ignore i pain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever start/abort ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously s disabled on b rite '0'; ignore i annel Event De has been detect | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist ned to channel higher in natura Enable bit enabled, and no olock transfer co read etected bit cted | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 | Reserved: W CHCHNS: Ch 1 = Chain to co $0 = Chain to co Note: The chain 1 = Channel i0 = Channel i0 = Channel i1 = Channel is0 = Channel is0 = Channel is0 = Do not chain 1 = Channel is0 = Channel is1 = An event0 = No events$ | rite '0'; ignore i bain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Eve start/abort ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously s disabled on b rite '0'; ignore i annel Event De has been detects | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist tas will be ignore able bit ined to channel higher in natura c Enable bit enabled, and no plock transfer co read etected bit cted etected | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain 1 = Channel is 0 = Channel is 0 = Channel is CHCHN: Chain 1 = Allow chain 0 = Do not ching CHAEN: Chain 1 = Channel is 0 = Channel is | rite '0'; ignore i bain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Eve start/abort ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously s disabled on b rite '0'; ignore i annel Event De has been detects have been detects | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist the will be ignore able bit ined to channel higher in natura c Enable bit enabled, and no plock transfer co read etected bit cted etected ity bits | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain 1 = Channel s 0 = Channel s 0 = Channel s CHCHN: Chain 1 = Allow chain 0 = Do not ch CHAEN: Chain 1 = Channel is 0 = Channel is 1 = An event 0 = No events CHPRI<1:0>: 11 = Channel | rite '0'; ignore i nain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Ever start/abort ever start/abort ever start/abort ever nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously s disabled on b rite '0'; ignore i annel Event De has been detects have been de Channel Prior | read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist the will be ignore able bit ined to channel higher in natura c Enable bit enabled, and no plock transfer co read etected bit cted etected ity bits | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |
| bit 31-9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 | Reserved: W CHCHNS: Ch 1 = Chain to c 0 = Chain to c Note: The chain 1 = Channel i 0 = Channel i CHAED: Chain 1 = Channel s 0 = Channel s 0 = Channel s CHCHN: Chain 1 = Allow chain 0 = Do not ch CHAEN: Chain 1 = Channel is 0 = Channel is 1 = An event 0 = No events CHPRI<1:0>: 11 = Channel | rite '0'; ignore i hain Channel S channel lower in channel higher ain selection bi nel Enable bit s enabled s disabled nnel Allow Even start/abort even start/abort even start/abort even nnel Chain Ena nnel to be chai ain to channel nnel Automatic s continuously s disabled on b rite '0'; ignore i annel Event De has been detects have been de Channel Prior has priority 3 (| read election bit n natural priorit in natural priori it takes effect w ents If Disabled nts will be regist the will be ignore able bit ined to channel higher in natura c Enable bit enabled, and no plock transfer co read etected bit cted etected ity bits | y (CH1 will be ty (CH1 will b hen chaining bit eered, even if ed if the chan higher in nate higher in nate al priority | e enabled by CH le enabled by CH is enabled, i.e., the channel is di nel is disabled ural priority | 10 transfer co CHCHN = 1. | implete) |

| r-x | | | | | | | |
|-------------------------------------|--|--|---|---|----------------------------------|--------------|--------|
| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| - | — | _ | _ | _ | — | — | |
| bit 31 | | | | | | | bit 24 |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | CHAIRC | Q<7:0> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | CHSIRC | Q<7:0> | | | |
| bit 15 | | | | | | | bit 8 |
| S-0 | S-0 | R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x |
| CFORCE | CABORT | PATEN | SIRQEN | AIRQEN | _ | _ | _ |
| bit 7 | 0,120111 | 17.112.11 | ointallit | , intolent | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | nented bit | -n = Bit Value | at POR: ('0', ' | l', x = Unknow | /n) | | |
| | 11111111 = I ••• | nterrupt 255 w | ill abort any tra | insfers in prog | ress and set CH | HAIF flag | |
| dit 15-8 | 00000000 = CHSIRQ<7:02 11111111 = | | abort any trans Start Channel | fers in progres Transfer bits | ss and set CHA ss and set CHA | | |
| | 00000000 = CHSIRQ<7:0 11111111 = 00000001 = 00000000 = CFORCE: DM 1 = A DMA tra | nterrupt 0 will a IRQ that will nterrupt 255 w nterrupt 1 will i nterrupt 0 will i IA Forced Tran unsfer is forced | abort any trans Start Channel ill initiate a DM nitiate a DMA nitiate a DMA | fers in progres Transfer bits A transfer transfer transfer | ss and set CHA | | |
| bit 7 | 00000000 = I CHSIRQ<7:02 1111111 = I 00000001 = I 00000000 = I CFORCE: DM 1 = A DMA tra 0 = This bit alw CABORT: DM 1 = A DMA tra | nterrupt 0 will a IRQ that will nterrupt 255 w nterrupt 1 will i nterrupt 0 will i IA Forced Trans unsfer is forced ways reads '0' IA Abort Transf unsfer is aborte | abort any trans Start Channel ill initiate a DM initiate a DMA nitiate a DMA sfer bit to begin wher fer bit | fers in progres Transfer bits A transfer transfer transfer | es and set CHA | | |
| bit 15-8 bit 7 bit 6 bit 5 | 00000000 = I CHSIRQ<7:02 11111111 = I 00000001 = I 00000000 = I CFORCE: DM 1 = A DMA tra 0 = This bit alw CABORT: DM 1 = A DMA tra 0 = This bit alw PATEN: Chan 1 = Abort tran | nterrupt 0 will a IRQ that will nterrupt 255 w nterrupt 1 will i nterrupt 0 will i IA Forced Trans unsfer is forced ways reads '0' IA Abort Transf unsfer is aborte | abort any trans Start Channel ill initiate a DMA initiate a DMA initiate a DMA isfer bit to begin when fer bit ed when this bit atch Abort Enal CHEN on patte | fers in progres Transfer bits A transfer transfer transfer this bit is writt | es and set CHA | | |
REGISTER 10-8: DCHXECON: DMA CHANNEL X EVENT CONTROL REGISTER (CONTINUED)

- bit 3 AIRQEN: Channel Abort IRQ Enable bit
 - 1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs
 - 0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer
- bit 2-0 **Reserved:** Write '0'; ignore read

| r-x | r v | r v | r v | TERRUPT C | r V | | r v | | |
|--|--|---|--|---|------------|--------|--------|--|--|
| | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — hit 04 | _ | | | | _ | _ | — — | | |
| bit 31 | | | | | | | bit 24 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE | | |
| bit 23 | CHOHIE | CHUDIE | CHDHIE | CHECIE | CHUCIE | CHIAL | | | |
| DIL 23 | | | | | | | bit 16 | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| | _ | _ | | | _ | | _ | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF | CHERIF | | |
| bit 7 | | • | | | | | bit (| | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bitW = Writable bitP = Programmable bit | | | | | | | bit | | |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | | | |
| bit 31-24 bit 23 | | rite '0'; ignore Innel Source D | read Ione Interrupt E | nable bit | | | | | |
| DII 25 | 1 = Interrupt is | | | | | | | | |
| | 0 = Interrupt is | | | | | | | | |
| bit 22 | CHSHIE: Cha | CHSHIE: Channel Source Half Empty Interrupt Enable bit | | | | | | | |
| | 1 = Interrupt is enabled | | | | | | | | |
| | | | | | | | | | |
| 1 1 0 1 | 0 = Interrupt is | s disabled | | | | | | | |
| bit 21 | 0 = Interrupt is CHDDIE: Cha | s disabled annel Destinati | on Done Interru | upt Enable bit | | | | | |
| bit 21 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is | s disabled annel Destinati s enabled | on Done Interru | upt Enable bit | | | | | |
| bit 21 bit 20 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is | s disabled annel Destinati s enabled s disabled | | | pit | | | | |
| | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is | s disabled annel Destinati s enabled s disabled annel Destinati | on Done Interru on Half Full Inte | | pit | | | | |
| | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha | s disabled annel Destinati s enabled s disabled annel Destinati s enabled | | | pit | | | | |
| | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is | s disabled annel Destinations s enabled s disabled annel Destinations s enabled s disabled | | errupt Enable b | | | | | |
| bit 20 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is | s disabled annel Destinations enabled s disabled annel Destinations enabled s disabled annel Block Tra s enabled | on Half Full Inte | errupt Enable b | | | | | |
| bit 20 bit 19 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = Interrupt is | s disabled annel Destinations s enabled annel Destinations s enabled s disabled annel Block Tra s enabled s disabled | on Half Full Inte ansfer Complete | errupt Enable b e Interrupt Ena | ble bit | | | | |
| bit 20 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is | s disabled annel Destinations s enabled annel Destinations s enabled annel Block Tra s enabled s disabled annel Cell Tran | on Half Full Inte | errupt Enable b e Interrupt Ena | ble bit | | | | |
| bit 20 bit 19 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = Interrupt is | s disabled annel Destinations s enabled s disabled annel Destinations s enabled annel Block Trans s enabled s disabled annel Cell Trans s enabled | on Half Full Inte ansfer Complete | errupt Enable b e Interrupt Ena | ble bit | | | | |
| bit 20 bit 19 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = Inter | s disabled annel Destinations s enabled annel Destinations s enabled s disabled annel Block Trans s enabled s disabled annel Cell Trans s enabled s disabled | on Half Full Inte ansfer Complete | errupt Enable b e Interrupt Ena Interrupt Enabl | ble bit | | | | |
| bit 20 bit 19 bit 18 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = Inter | s disabled annel Destinations s enabled annel Destinations s enabled annel Block Trans s enabled s disabled annel Cell Trans s enabled s disabled nnel Transfer <i>i</i> | on Half Full Inte ansfer Complete sfer Complete | errupt Enable b e Interrupt Ena Interrupt Enabl | ble bit | | | | |
| bit 20 bit 19 bit 18 bit 17 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is CHCCIE: Cha 1 = Interrupt is 0 = Inter | s disabled annel Destinations s enabled s disabled annel Destinations s enabled annel Block Tra s enabled s disabled annel Cell Tran s enabled s disabled nnel Transfer of s enabled | on Half Full Inte ansfer Complete sfer Complete | errupt Enable b e Interrupt Ena Interrupt Enabl | ble bit | | | | |
| bit 20 bit 19 bit 18 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = | s disabled annel Destinations s enabled s disabled annel Destinations s enabled s disabled annel Block Trans s enabled s disabled annel Cell Trans s enabled s disabled annel Transfer <i>i</i> s enabled s disabled annel Address | on Half Full Inte ansfer Complete sfer Complete | errupt Enable b e Interrupt Ena Interrupt Enabl Enable bit | ble bit | | | | |
| bit 20 bit 19 bit 18 bit 17 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = | s disabled annel Destinations s enabled s disabled annel Destinations s enabled s disabled annel Block Trans s enabled s disabled annel Cell Trans s enabled s disabled annel Transfer <i>i</i> s enabled s disabled annel Address s enabled | on Half Full Inte ansfer Complete sfer Complete Abort Interrupt | errupt Enable b e Interrupt Ena Interrupt Enabl Enable bit | ble bit | | | | |
| bit 20 bit 19 bit 18 bit 17 | 0 = Interrupt is CHDDIE: Cha 1 = Interrupt is 0 = Interrupt is CHDHIE: Cha 1 = Interrupt is 0 = Interrupt is CHBCIE: Cha 1 = Interrupt is 0 = Inter | s disabled annel Destinations s enabled s disabled annel Destinations s enabled s disabled annel Block Trans s enabled s disabled annel Cell Trans s enabled s disabled annel Transfer <i>i</i> s enabled s disabled annel Address s enabled | on Half Full Inte ansfer Complete Sfer Complete Abort Interrupt | errupt Enable b e Interrupt Ena Interrupt Enabl Enable bit | ble bit | | | | |

| REGISTER 1 | 0-9: DCHXINT: DMA CHANNEL X INTERRUPT CONTROL REGISTER (CONTINUED) |
|------------|---|
| bit 7 | CHSDIF: Channel Source Done Interrupt Flag bit |
| | 1 = Channel Source Pointer has reached end of source (CHSPTR == CHSSIZ) 0 = No interrupt is pending |
| bit 6 | CHSHIF: Channel Source Half Empty Interrupt Flag bit |
| | 1 = Channel Source Pointer has reached midpoint of source (CHSPTR == CHSSIZ/2) 0 = No interrupt is pending |
| bit 5 | CHDDIF: Channel Destination Done Interrupt Flag bit |
| | 1 = Channel Destination Pointer has reached end of destination (CHDPTR == CHDSIZ) 0 = No interrupt is pending |
| bit 4 | CHDHIF: Channel Destination Half Full Interrupt Flag bit |
| | 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR == CHDSIZ/2) 0 = No interrupt is pending |
| bit 3 | CHBCIF: Channel Block Transfer Complete Interrupt Flag bit |
| | 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred) or a pattern match event occurs 0 = No interrupt is pending |
| bit 2 | CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit |
| | 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred) 0 = No interrupt is pending |
| bit 1 | CHTAIF: Channel Transfer Abort Interrupt Flag bit |
| | 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted 0 = No interrupt is pending |
| bit 0 | CHERIF: Channel Address Error Interrupt Flag bit |
| | 1 = A channel address error has been detected Either the source or the destination address is invalid. 0 = No interrupt is pending |

REGISTER 10-10: DCHXSSA: DMA CHANNEL X SOURCE START ADDRESS REGISTER

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|---------------|-----------|----------------|-----------------|----------------|-----------|--------------|--------|
| | | | CHSSA< | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHSSA< | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHSSA | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHSSA | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Programr | mable bit | r = Reserved | bit |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0', ' | 1'. x = Unknow | n) | | |

bit 31-0 CHSSA<31:0> Channel Source Start Address bits Channel source start address. Note: This must be the physical address of the source.

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|----------------|--------------|----------------|-----------------|---------------|-----------|-----------------|--------------|
| | | | CHDSA- | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| | D 444 | D 444 | D 44/ | 5.444 | 5.44 | D 444 | D 444 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHDSA- | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHDSA | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHDSA | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable I | oit | W = Writable | bit | P = Program | mable bit | r = Reserved bi | t |
| U = Unimpleme | ented bit | -n = Bit Value | at POR · ('0' ' | 1' x – Unknow | n) | | |

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits Channel destination start address. Note: This must be the physical address of the destination.

© 2008 Microchip Technology Inc.

REGISTER 10-12: DCHXSSIZ: DMA CHANNEL X SOURCE SIZE REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-----------------------|-------|---|-----------------|----------------|-----------|--------------|--------|
| 1-2 | | | I-X | | 1-2 | 1-7 | 1-A |
| — | _ | — | — | | | — | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | | — | | — | _ |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | _ | — | _ | — | |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHSSIZ | <u>Z</u> <7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable b | oit | P = Program | mable bit | r = Reserved | bit |
| | | W = Writable bit P = Programmable bit -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | 1 - 10001700 | |
| U = Unimplemented bit | | -n = Bit value | al POR: (0', " | x = Uriknow | /11) | | |

bit 7-0 **CHSSIZ<7:0>:** Channel Source Size bits 255 = 255-byte source size

...

2 = 2-byte source size

1 = 1-byte source size

0 = 256-byte source size

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-----------------------|-----------|-------------------|---|----------------|--------------|-------|-------|
| _ | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | _ | _ | _ | | | _ |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | | _ | _ | _ | — | — | _ |
| bit 15 | | | | ÷ | | | bit |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHDSI | Z<7:0> | | | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | W = Writable bit P = Programmable bit r = Res | | r = Reserved | bit | |
| U = Unimplemented bit | | -n = Bit Value | at POR: ('0', ' | 1', x = Unknov | vn) | | |
| | | | | | | | |
| bit 31-8 | Becorved. | Nrite '0'; ignore | rood | | | | |

255 = 255-byte destination size

• • •

2 = 2-byte destination size

1 = 1-byte destination size

0 = 256-byte destination size

| REGISTER 10 |)-14: DCHX | SPTR: DMA C | HANNEL X | SOURCE PO | DINTER REG | ISTER | |
|------------------------|-------------|--------------------|------------------|---------------|------------|----------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | — | | — | | — | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | _ | — | | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | | | | — | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CHSPTF | R<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable b | oit | W = Writable b | oit | P = Program | mable bit | r = Reserved b | oit |
| U = Unimplemented bit | | -n = Bit Value | at POR: ('0', '1 | ', x = Unknow | /n) | | |
| bit 31-8 | Reserved: W | rite '0'; ignore r | ead | | | | |
| h it 7 0 | | · · Channel Cau | | - | | | |

bit 7-0 CHSPTR<7:0>: Channel Source Pointer bits 255 = Points to 255th byte of the source

•••

1 = Points to 1st byte of the source0 = Points to 0th byte of the source

Note: This is reset on pattern detect, when in Pattern Detect mode.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-----------------------|-------------|----------------------|-----------------|----------------|-----------|--------------|--------|
| _ | _ | — | _ | _ | — | — | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | _ | — | — | — | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | — | — | — | |
| bit 15 | | | | | | | bit 8 |
| _ | | | _ | _ | _ | | _ |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CHDPT | R<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable b | oit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplemented bit | | -n = Bit Value a | at POR: ('0', ' | 1', x = Unknov | vn) | | |
| - | | | | | | | |
| bit 31-8 | Reserved: \ | Write '0'; ignore re | ead | | | | |
| bit 7-0 | CHDPTR<7 | :0>: Channel Des | tination Point | ter bits | | | |

•••

1 = Points to 1st byte of the destination

0 = Points to 0th byte of the destination

REGISTER 10-16: DCHXCSIZ: DMA CHANNEL X CELL-SIZE REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------------------|--------------|----------------|-----------------|----------------|-----------|--------------|-------|
| — | — | — | _ | — | — | — | — |
| pit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | | — | | | — |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | <u> </u> | | | <u> </u> | | | _ |
| bit 15 | | | | | | | bit |
| D 444 | D 444 | D 44 | D 444 | D 44/ | DAA | D 444 | DAA |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHCSI | Z<7:0> | | | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| - | | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplemented bit -n | | -n = Bit Value | at POR: ('0', ' | 1', x = Unknov | wn) | | |

bit 7-0 CHCSIZ<7:0>: Channel Cell Size bits 255 = 255 bytes transferred on an event

...

2 = 2 bytes transferred on an event

1 = 1 byte transferred on an event

0 = 256 bytes transferred on an event

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-------------|-------------|----------------------|-----------------|----------------|-----|--------------|--------|
| _ | — | — | _ | — | _ | _ | _ |
| bit 31 | - | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | | — | — | _ |
| bit 23 | | | | | | | bit 10 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | — | | — | — | — |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CHCPT | R<7:0> | | | |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | | W = Writable b | | P = Program | | r = Reserved | bit |
| U = Unimple | emented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknov | vn) | | |
| bit 31-8 | Reserved: | Write '0'; ignore re | ead | | | | |
| bit 7-0 | | :0>: Channel Cel | | inter bits | | | |
| | | Bytes have been t | - | | | | |

•••

1 = 1 Bytes have been transferred since the last event

0 = 0 Bytes have been transferred since the last event

Note: This is reset on pattern detect, when in Pattern Detect mode.

REGISTER 10-18: DCHXDAT: DMA CHANNEL X PATTERN DATA REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-----------------------|-------------|----------------------|-----------------|----------------|-----------|--------------|--------|
| _ | _ | — | _ | — | _ | _ | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | _ | | — | | | | _ |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | — | | _ | | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | CHPDA | T<7:0> | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable b | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplemented bit | | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| | | | | | | | |
| bit 31-8 | Reserved: \ | Nrite '0'; ignore re | ead | | | | |

bit 7-0 CHPDAT<7:0>: Channel Data Register bits Pattern Terminate mode: Data to be matched must be stored in this register to allow terminate on match.

> All other modes: Unused.

10.2 DMA Controller Operation

A DMA channel will transfer data from a source to a destination without CPU intervention.

DMA controller configuration resources:

- The DMA Controller and the corresponding DMA channel have to be enabled using the ON (DMACON<15>) and the CHEN (DCHxCON<7>) bits.
- The source and destination of the transfer are programmable using the DCHxSSA and DCHxDSA registers respectively.
- The source and destination are further independently configurable using the DCHxSSIZ and DCHxDSIZ registers.
- A DMA transfer can be initiated in one of two ways:
 - Software can initiate a transfer by setting the channel CFORCE (DCHxECON<7>) bit.
 - An interrupt event occurs that matches the CHSIRQ (DCHxECON<15:8>) interrupt and SIRQEN = 1 (DCHxECON<4>). The user can select any interrupt on the device to start a DMA transfer.

| Note: | BMX arbitration | mode 2 | (rot | ating prio | rity) is |
|-------|-----------------|-----------|------|------------|----------|
| | recommended | when | а | system | may |
| | experience heav | vy bus lo | oad. | | |

- At each event requiring a DMA transfer, a number of bytes specified by the cell size (DCHxCSIZ) will be transferred (one or more transactions will occur).
- The channel keeps track of the number of bytes transferred from the source to destination, using Source and Destination Pointers (DCHxSPTR and DCHxDPTR).
- The Source and Destination Pointers are readonly and are updated after every transaction.
- Interrupts are generated when the Source or Destination pointer is half of the source or destination size (DCHxSSIZ/2 or DCHxDSIZ/2), or when the source or destination counter equals the size of the source or destination. These interrupts are CHSHIF, CHDHIF and CHSDIF, CHDDIF, respectively.

- The Source and Destination Pointers are reset:
 - On any device Reset.
 - When the DMA is turned off (ON bit (DMACON<15>) is '0').
- Note: Always wait for the channels to complete the current transactions (or abort first and make sure the transfers were successfully aborted) before switching the DMA controller OFF.
 - A block transfer completes (regardless of the state of CHAEN (DCHxCON<4>)).
 - A pattern match terminates a transfer (regardless of the state of auto-enable CHAEN (DCHxCON<4>)).
 - CABORT (DCHxECON<6>) flag is written.
- Note: If the DMA channel is suspended in the middle of a transfer (If CHEN (DCHxCON)<7> = 0) or if the DMA controller is suspended in the middle of a transfer (If SUSPEND (DMACON)<12> = 1) and a CABORT is issued, the Source, Destination and Cell pointers are not Reset.
- If the channel source address (DCHxSSA) is updated, the Source Pointer (DCHxSPTR) will be reset.
- Similarly, updates to the Destination Address (DCHxDSA) will cause the Destination Pointer (DCHxDPTR) to be reset.
- Normally, the DMA channel remains enabled until the DMA channel has completed a block transfer unless the auto-enable feature is turned on (i.e., CHAEN = 1).
- When the channel is disabled, further transfers will be prohibited until the channel is re-enabled (CHEN is set to '1').
- A DMA transfer request will be stopped/aborted by:
 - Writing the CABORT bit (DCHxECON<6>).
 - Pattern match occurs if pattern match is enabled PATEN = 1 (DCHxECON<5>), provided that channel CHAEN is not set.
 - Interrupt event occurs on the device that matches the CHAIRQ (DCHxECON<23:16>) interrupt if enabled by AIRQEN (DCHxECON<3>).
 - An address error is detected.
 - A block transfer completes provided that Channel Auto-Enable mode (CHAEN) is not set.
- When a channel abort interrupt occurs, the Channel Abort Interrupt Flag, CHTAIF, (DCHxINT<1>) is set. This allows the user to detect and recover from an aborted DMA transfer. When a transfer is aborted, any transaction currently underway will be completed.

10.2.1 DMA CONTROLLER TERMINOLOGY

Event: Any system event that can initiate or abort a DMA transfer.

Transaction: A single-word transfer (up to 4 bytes), comprised of read and write operations.

Cell Transfer: The number of bytes transferred when a DMA channel has a transfer initiated before waiting for another event (given by the DCHCSIZ register). A cell transfer comprises one or more transactions.

Block Transfer: Defined as the number of bytes transferred when a channel is enabled. The number of bytes is the larger of either DCHxSSIZ or DCHxDSIZ. A block transfer comprises one or more cell transfers.

10.3 Basic Transfer Mode

Basic Transfer mode transfer features:

- The transfer size is limited to a maximum of 256 bytes transferred per channel.
- The Source and Destination Pointers wrap around based on the selected source and destination size.
- A block transfer is complete when the block size bytes have been transferred. The block size is the larger of source and destination sizes:
 - blockSize = max (DCHxSSIZ, DCHxDSIZ).
- A DMA event will transfer cell size (DCHxCSIZ) bytes from source to destination. However, if DCHxCSIZ is greater than the block size, then just block size bytes will be transferred.

10.3.1 BASIC TRANSFER MODE CONFIGURATION

Microchip recommends taking the following steps to configure a DMA transfer:

- Disable the DMA channel interrupts in the INT controller.
- Clear any existing channel interrupt flags in the INT controller.
- Enable the DMA controller (if not already enabled) in DMACON register.
- Set Channel Control register: Priority, Auto-Enable mode, etc., in DCHxCON. (Don't enable the channel yet!)
- Set the channel event control: clear/set the events starting and aborting the transfer. If needed, also set the pattern match enable in DCHxECON.
- If using a pattern match, set the pattern in the DCHxDAT register.
- Set the transfer source and destination physical addresses (DCHxSSA and DCHxDSA registers).
- Set the source and destination sizes (DCHxSSIZ, DCHxDSIZ registers).
- Set the cell transfer size (DCHxCSIZ).
- Clear any existing event flag in the DCHxINT register.
- If using interrupts:
 - Set the conditions that will generate an interrupt in the DCHxINT register (at least error interrupt enable and abort interrupt enable, usually block complete interrupt).
 - Set the DMA channel interrupt priority and subpriority in the INT controller.
 - Enable the DMA channel interrupt in the INT controller.
- Enable the selected DMA channel with CHEN (DCHxCON<7>).
- If not using system events to start the DMA transfer use CFORCE (DCHxECON<7>) to start transfer.
- Until the DMA transfer is complete you can do some other processing.
- If transfer complete interrupts (cell complete, block complete, etc.) are enabled, a notification will be presented in the ISR that the DMA transfer completed.
- Otherwise, the DMA channel can be polled to see if the transfer is completed using, for example, CHBCIF (DCHxINT<3>).

Refer to Example 10-1.

```
CONFIGURING THE DMA FOR BASIC TRANSFER MODE OPERATION
EXAMPLE 10-1:
The following code example illustrates the DMA channel 0 configuration for a basic transfer.
 * /
       IEC1CLR=0x00010000;
                                     // disable DMA channel 0 interrupts
       IFS1CLR=0x00010000;
                                     // clear existing DMA channel 0 interrupt flag
       DMACONSET=0x00008000;
                                     // enable the DMA controller
       DCH0CON=0x3;
                                     // channel off, pri 3, no chaining
       CH0ECON=0;
                                     // no start or stop irq's, no pattern match
                                     // program the transfer
       DCH0SSA=0x1d010000;
                                     // transfer source physical address
       DCH0DSA=0x1d020000;
                                     // transfer destination physical address
       DCH0SSIZ=0;
                                     // source size 256 bytes
       DCH0DSIZ=0;
                                     // destination size 256 bytes
       DCH0CSIZ=0;
                                     // 256 bytes transferred per event
       DCH0INTCLR=0x00ff00ff;
                                     // clear existing events, disable all interrupts
       DCH0CONSET=0x80;
                                     // turn channel on
                                     // initiate a transfer
       DCH0ECONSET=0x00000080;
                                      // set CFORCE to 1
       // do something else
       // poll to see that the transfer was done
       while(TRUE)
       {
               register int pollCnt; // use a poll counter.
                                     // polling continuously the DMA controller in a tight
                                      // loop would affect the performance of the DMA transfer
               int dmaFlags=DCH0INT;
               if( (dmaFlags&0xb)
               {
                                     // one of CHERIF (DCHxINT<0>), CHTAIF (DCHxINT<1>)
                                     // or CHBCIF (DCHxINT<3>) flags set
                                     // transfer completed
                     break;
               }
               pollCnt=100;
                                     // use an adjusted value here
                                     // wait before reading again the DMA controller
               while(pollCnt--);
       }
       // check the transfer completion result
```

10.4 Pattern Match Termination

The Pattern Match mode is enabled by setting the PATEN bit (DCHxECON<5>).

This feature is useful in applications where a variable data size is required and eases the setup of the DMA channel. A good usage is for transferring ASCII command strings from an UART, <CR> ended. This is also useful for implementing string copy routines with DMA support.

Pattern Match mode features:

- Allows the user to end a transfer if a byte of data written during a transaction matches a specific pattern.
- A pattern match is treated the same way as a block transfer complete, where the CHBCIF (DCHxINT<3>) bit is set and the CHEN (DCHxCON<7>) bit is cleared provided auto-enable CHAEN = 0 (DCHxCON<4>).
- The pattern is stored in the DCHxDAT register.
- If any byte in the source matches DCHxDAT, a pattern match is detected.

10.4.1 PATTERN MATCH MODE CONFIGURATION

The Pattern Match mode is an option for use when performing DMA transfers in basic DMA configuration. Therefore, the steps needed in Pattern Match mode are identical to those used in basic DMA configuration. An extra step is needed to store the desired pattern in DCHxDAT register.

The following steps are recommended to be taken to configure a DMA transfer in Pattern Match mode:

- Disable the DMA channel interrupts in the INT controller.
- Clear any existing channel interrupt flags in the INT controller.
- Enable the DMA controller (if not already enabled) in DMACON register.
- Set Channel Control register: Priority, Auto-Enable mode, etc., in DCHxCON. Don't enable the channel yet.
- Set the channel event control: clear/set the events starting and aborting the transfer. Set the pattern match enable PATEN in DCHxECON.
- Set the pattern in the DCHxDAT register.
- Set the transfer source and destination physical addresses (DCHxSSA and DCHxDSA registers).
- Set the source and destination sizes (DCHxSSIZ, DCHxDSIZ registers).
- Set the cell transfer size (DCHxCSIZ).
- Clear any existing event flag in DCHxINT register.

- If using interrupts:
 - Set the conditions that will generate an interrupt in the DCHxINT register (at least error interrupt enable and abort interrupt enable, usually block complete interrupt).
 - Set the DMA channel interrupt priority and subpriority in the INT controller.
 - Enable the DMA channel interrupt in the INT controller.
- Enable the selected DMA channel with CHEN (DCHxCON<7>).
- If not using system events to start the DMA transfer use CFORCE (DCHxECON<7>) to start transfer.
- Until the DMA transfer is complete, you can do some other processing.
- If you enabled transfer complete interrupts (cell complete, block complete, etc) you'll be notified in the ISR that the DMA transfer completed.
- Otherwise, you can poll the DMA channel to see if the transfer is completed using, for example, CHBCIF (DCHxINT<3>).

Refer to Example 10-2.

EXAMPLE 10-2: CONFIGURING THE DMA FOR PATTERN MATCH OPERATION

```
/*
The following code example illustrates the DMA channel 0 configuration for data transfer with
pattern match enabled. Transfer from the UART1 a <CR> ended string, at most 256 characters long
* /
                                     // disable DMA channel 0 interrupts
       IEC1CLR=0x00010000;
       IFS1CLR=0x00010000;
                                     // clear any existing DMA channel 0 interrupt flag
       DMACONSET=0x00008000;
                                     // enable the DMA controller
       DCH0CON=0x03;
                                     // channel off, priority 3, no chaining
       DCH0ECON=(27 <<8) | 0x30;
                                     // start irq is UART1 RX, pattern match enabled
       DCH0DAT='\r';
                                     // pattern value, carriage return
                                     // program the transfer
       DCH0SSA=VirtToPhys(&U1RXREG); // transfer source physical address
       DCH0DSA=0x1d020000;
                                     // transfer destination physical address
       DCH0SSIZ=1;
                                     // source size is 1 byte
       DCH0DSIZ=0;
                                     // dst size at most 256 bytes
       DCH0CSIZ=1;
                                     // one byte per UART transfer request
       DCH0INTCLR=0x00ff00ff;
                                    // clear existing events, disable all interrupts
       DCH0INTSET=0x00090000;
                                     // enable Block Complete and error interrupts
                                     // clear the DMA channel 0 priority and subpriority
       IPC9CLR=0x0000001f;
       IPC9SET=0x00000016;
                                     // set IPL 5, subpriority 2
       IEC1SET=0x00010000;
                                     // enable DMA channel 0 interrupt
       DCH0CONSET=0x80;
                                     // turn channel on
       // wait for an UART RX interrupt to initiate a transfer
       // do something else
       // will get an interrupt when the transfer is done
       // or when an address error occurred
```

```
© 2008 Microchip Technology Inc.
```

10.5 Channel Chaining Mode

The Chaining mode is enabled by setting the Chaining Enable it CHCEN bit (DCHxCON<5>) and Chaining Direction bit CHCHNS (DCHxCON<8>).

Channel chaining is an enhancement to the DMA channel operation.

A good usage is for transferring data packets from one peripheral to memory and then from memory to another peripheral. This module is also useful for implementing data acquisition in multiple buffers.

Chaining mode features:

- A channel (slave channel) can be chained to an adjacent channel (master channel). When the master channel completes a block transfer the slave channel will be enabled.
- At this point, any event on the slave channel will initiate a cell transfer. If the channel has an event pending, a cell transfer will begin immediately.
- Channels are chained in natural priority order where channel 0 has the highest priority and channel 3 the lowest. A specific channel can be enabled by an adjacent channel, either higher, or lower, in natural order, by configuring the CHCHNS (DCHxCON<8>) bit. Chaining must be enabled, CHCHN (DCHxCON<5>) = 1.
- An important feature of the DMA controller is the ability to allow events while the channel is disabled using the CHAED (DCHxCON<6>) bit. This bit is particularly useful in Chained mode where the slave channel needs to be ready to start a transfer as soon as the channel is enabled by the master channel.

10.5.1 CHAINING MODE CONFIGURATION

The Chaining mode is an option for use when performing DMA transfers. Therefore, the steps needed in Chaining mode are identical to those used in basic DMA configuration, with the following differences (refer to Section 10.3.1 "Basic Transfer Mode Configuration"):

• Two different channels have to be configured and the slave channel has to have chaining enable (CHCHN) and chaining direction (CHCHNS) set.

Refer to Example 10-3.

10.6 Channel Auto-Enable Mode

The Auto-Enable mode is enabled by setting the CHAEN bit (DCHxCON<4>).

Channel auto-enable function is an enhancement to the DMA channel operation.

The channel auto-enable can be used to keep a channel active, even if a block transfer completes or a pattern match occurs. This prevents the user from having to re-enable the channel each time a block transfer completes. This mode is useful for applications that do repeated pattern matching.

10.6.1 AUTO-ENABLE MODE CONFIGURATION

The Auto-Enable mode is an extra option for use when performing DMA transfers. Therefore, the steps needed in Auto-Enable mode are identical to those used in basic DMA configuration, with the following differences (refer to **Section 10.3.1** "**Basic Transfer Mode Configuration**"):

- The CHAEN bit has to be set before enabling the channel (setting the CHEN bit (DCHxCON<7>)).
- The channel will behave as normal except that normal termination of a transfer will not result in the channel being disabled.
- Normal block transfer completion is defined as:
 - block transfer complete
 - pattern match detect
- As before, the Channel Pointers will be reset.

EXAMPLE 10-3: CONFIGURING THE DMA FOR CHAINING MODE OPERATION

```
/*
The following code example illustrates the DMA channel 0 configuration for data transfer
with pattern match enabled. DMA channel 0 transfer from the UART1 to a RAM buffer while DMA
channel 1 transfers data from the RAM buffer to UART2. Transferred strings are at most 256
characters long. Transfer on UART2 will start as soon as the UART1 transfer is completed.
* /
  unsigned char myBuff<256>;
                                // transfer buffer
 IEC1CLR=0x00010000;
                                 // disable DMA channel 0 interrupts
 IFS1CLR=0x00010000;
                                // clear any existing DMA channel 0 interrupt flag
 DMACONSET=0x00008000;
                                 // enable the DMA controller
 DCH0CON=0x3;
                                 // channel 0 off, priority 3, no chaining
 DCH1CON=0x62;
                                 // channel 1 off, priority 2
                                 // chain to higher priority
                                 // (ch 0), enable events detection while disabled
 DCH0ECON=(27 <<8) | 0x30;
                                // start irq is UART1 RX, pattern enabled
 DCH1ECON=(42 <<8) | 0x30;
                                 // start irq is UART1 TX, pattern enabled
 DCH0DAT=DCH1DAT='\r';
                                 // pattern value, carriage return
                                 // program channel 0 transfer
 DCH0SSA=VirtToPhys(&U1RXREG); // transfer source physical address
 DCH0DSA=VirtToPhys(myBuff);
                                // transfer destination physical address
 DCH0SSIZ=1;
                                 // source size is 1 byte
 DCHODSTZ=0;
                                 // dst size at most 256 bytes
 DCH0CSIZ=1;
                                 \ensuremath{{\prime}}\xspace one byte per UART transfer request
                                // program channel 1 transfer
 DCH1SSA=VirtToPhys(myBuff);
                                // transfer source physical address
 DCH1DSA=VirtToPhys(&U2TXREG); // transfer destination physical address
                                // source size at most 256 bytes
 DCH1SSIZ=0;
 DCH1DSIZ=1;
                                // dst size is 1 byte
 DCH1CSIZ=1;
                                // one byte per UART transfer request
                                // DMA0: clear events, disable interrupts
 DCH0INTCLR=0x00ff00ff;
 DCH1INTCLR=0x00ff00ff;
                                // DMA1: clear events, disable interrupts
 DCH1INTSET=0x00090000;
                                // DMA1: enable Block Complete and error interrupts
 IPC9CLR=0x00001f1f;
                                 // clear the DMA channels 0 and 1 priority and
                                 // subpriority
 IPC9SET=0x00000b16;
                                 // set IPL 5, subpriority 2 for DMA channel 0
                                 // set IPL 2, subpriority 3 for DMA channel 1 \,
 IEC1SET=0x00020000;
                                 // enable DMA channel 1 interrupt
 DCHOCONSET=0x80;
                                 // turn channel on
 // do something else
 // the UART1 RX interrupts will initiate the DMA channel 0 transfer
 // once this transfer is complete, the DMA channel 1 will start
 // upon DMA channel 1 transfer completion will get an interrupt
 while(!intChloccurred);
                                // poll DMA channel 1 interrupt
```

10.7 CRC Module Operation

The DMA module has one integrated CRC generation module shared by all channels. The CRC module is a highly configurable, 16-bit CRC generator. The CRC module can be assigned to any available DMA channel by setting the CRCCH bits (DCRCCON<1:0>) appropriately. The CRC is enabled by setting the CRCEN bit (DCRCCON<7>).

The CRC generator will take 1 system clock to process each byte of data read from the source. This implies that if 32 bits of data are read from the source, the CRC generation will take 4 system clocks to process the data.

The CRC module modifies the behavior of the DMA channel associated with the CRC module. The two operating modes for a DMA channel associated with the CRC module are:

- Background Mode: CRC is calculated in the background, with normal DMA behavior maintained.
- Append Mode: Data read from the source is not written to the destination, but the CRC data is accumulated in the CRC data register. The accumulated CRC is written to the destination address when a block transfer completes.

CRC Configurable resources:

- The terms of the polynomial can be programmed using the DCRCXOR<15:0> bits. Considering the CRC polynomial: $x^{16} + x^{12} + x^5 + 1$, 17 bits are needed to define this polynomial. However, the value to be written to the DCRCXOR register will be 0b0001 0000 0010 0000, i.e., 0x1020.
 - **Note:** The LSb and MSb do not have to be specified, they are always set. The actual value used for the polynomial generator will be 0x11021.
- The length of the polynomial generator can be programmed using the PLEN (DCRCCON<11:8>) bits. For the above polynomial, the size will be 16. The PLEN will be programmed with length -1, i.e., 0x0F.
- The CRC module can be assigned to any available DMA channel by setting the CRCCH bits (DCRCCON<2:0>) appropriately.
- The CRC is enabled by setting the CRCEN bit (DCRCCON<7>).
- The CRC generator can be seeded by writing to the DCRCDATA register before enabling the channel that will use the CRC module.
- The CRC can be read as it progresses by reading the DCRCDATA register at any time during the CRC generation.
- Data Order: As data is read from the source register, the data is fed into the CRC generator MSB first.

10.8 CRC Background Mode

The CRC Background mode is enabled by clearing CRCAPP (DCRCCON<6>).

In this mode, the behavior of the DMA channel is maintained with data read from the channel source being passed to the CRC module and then written back to the destination.

In the Background mode, the calculated CRC is left in the DCRCDATA register at the end of the block transfer.

This mode can be used to calculate a CRC as data is moved from source to destination. A good example of where this can be used is to calculate a CRC as data is transmitted to or received from the UART module. When the data transfer is complete the user can read the calculated CRC and either append it to the transmitted data or verify the received CRC data.

10.8.1 CRC BACKGROUND MODE CONFIGURATION

Microchip recommends taking the following steps to configure a CRC calculation in Background mode:

- Seed the CRC generator by writing the initial seed to the DCRCDATA register.
- Set the polynomial generator by writing to the DCRCXOR register.
- Set the polynomial generator length by writing the PLEN (DCRCCON<11:8>).
- Attach the CRC calculation to the desired DMA channel performing the transfer by writing the CRCCH (DCRCCON<2:0>).
- Use the Background mode by clearing the CRCAPP (DCRCCON<6>) bit.
- Enable the CRC calculation by setting the CRCEN (DCRCCON<7>).
- Once the DMA transfer begins, the CRC calculation will begin as well.
- Once the DMA transfer ends, the CRC result will be available by reading the DCRCDATA register.

Refer to Example 10-4.



EXAMPLE 10-4: CRC BACKGROUND MODE OPERATION

```
The following code example illustrates a DMA calculation using the CRC background mode. Data is
transferred from a 256 bytes Flash buffer to a RAM buffer and the CRC is calculated while the
transfer takes place. */
 unsigned int blockCrc;
                                  // CRC of the flash block
 IEC1CLR=0x00010000;
                                  // disable DMA channel 0 interrupts
 IFS1CLR=0x00010000;
                                 // clear any existing DMA channel 0 interrupt flag
 DMACONSET=0x00008000;
                                  // enable the DMA controller
 DCRCDATA=0xfff;
                                 // seed the CRC generator
 DCRCXOR=0x1021;
                                 // Use the standard CCITT CRC 16 polynomial: X^16+X^12+X^5+1
 DCRCCON=0x0f80;
                                  // CRC enabled, polynomial length 16, background mode
                                  // CRC attached to the DMA channel 0.
 DCH0CON=0x03;
                                  // channel off, priority 3, no chaining
 DCH0ECON=0;
                                  // no start irqs, no match enabled
                                  // program channel transfer
 DCH0SSA=VirtToPhys(flashBuff); // transfer source physical address
 DCH0DSA=VirtToPhys(ramBuff);
                                 // transfer destination physical address
 DCH0SSIZ=0;
                                 // source size
 DCH0DSIZ=0;
                                  // dst size
                                  // 256 bytes per transfer
 DCHOCSIZ=0;
 DCH0INTCLR=0x00ff00ff;
                                  // DMA0: clear events, disable interrupts
 DCH0CONSET=0x80;
                                  // channel 0 on
                                  // initiate a transfer
 DCH0ECONSET=0x0000080;
                                  // set CFORCE to 1
 // do something else while the transfer takes place
 // poll to see that the transfer was done
 BOOL error=FALSE;
 while(TRUE)
 {
       register int pollCnt;
                              // don't poll in a tight loop
       int dmaFlags=DCH0INT;
       if( (dmaFlags& 0x3)
                                 // CHERIF (DCHxINT<0>) or CHTAIF (DCHxINT<1> set
       {
              error=TRUE;
                                 // error or aborted...
              break;
              }
                 else if (dmaFlags&0x8)
              {
                                // CHBCIF (DCHxINT<3>) set
              break;
                                 // transfer completed normally
       }
       pollCnt=100;
                                 // use an adjusted value here
       while(pollCnt--);
                                 // wait before polling again
 }
 if(!error)
 {
                                 // read the CRC of the transferred flash block
       blockCrc=DCRDATA;
 }
 else
 {
                                  // process error
 }
```

10.9 CRC Append Mode

The CRC Append mode is enabled by setting CRCAPP (DCRCCON<6>).

In this mode, the behavior of the DMA channel is changed.

Data read from the source will be fed into the CRC generation module. No data is written to the destination address in CRC Append mode until a block transfer completes or a pattern match occurs. On completion, the CRC value will be written to the address given by the Destination register (DCHxDSA).

This mode can be used for the CRC calculation of a memory buffer, without actually performing a DMA transfer to a destination.

CRC Append mode Features:

- Only the source is considered when deciding if a block transfer is complete.
- The destination address (DCHxDSA) is only used as the location to write the generated CRC to.
- The destination size (DCHxDSIZ) can have a maximum size of 4.
 - If DCHxDSIZ is greater than 4, only 4 bytes are written at the end of the transfer.
 - If DCHxDSIZ is less than 4, only DCHxDSIZ bytes of the CRC are written to the destination address.
 - The high bytes (bits 31:16) are written as 0's if more than 16 bits of the CRC are written.
 - PLEN (CRCCON<11:8>) has no effect on the number of CRC bits that will be written to the Destination register.
- No CRC written back on an abort IRQ, user abort, bus error, etc.

10.9.1 CRC APPEND MODE CONFIGURATION

Microchip recommends taking the following steps to configure a CRC calculation in Background mode:

- Seed the CRC generator by writing the initial seed to the DCRCDATA register.
- Set the polynomial generator by writing to the DCRCXOR register.
- Set the polynomial generator length by writing the PLEN (DCRCCON<11:8>).
- Attach the CRC calculation to the desired DMA channel performing the transfer by writing the CRCCH (DCRCCON<2:0>).
- Use the Append mode by setting the CRCAPP (DCRCCON<6>) bit.
- Enable the CRC calculation by setting the CRCEN (DCRCCON<7>).
- Program the DMA transfer destination with the physical address of a variable where the CRC is to be stored.
- Once the DMA transfer begins, the CRC calculation will begin as well.
- Once the DMA transfer ends, the CRC result will be deposited at the programmed DMA destination address.

Refer to Example 10-5.

Note: The configuration steps specific for the CRC configuration are shown. The DMA transfer configuration is the same as previously explained (see Section 10.2 "DMA Controller Operation").

EXAMPLE 10-5: CRC APPEND MODE OPERATION

```
/*
The following code example illustrates a DMA calculation using the CRC append mode. The CRC of a
200 bytes flash buffer is calculated without performing any data transfer. As soon as the CRC
calculation is completed the CRC value of the flash buffer is available in a local variable for
further use. */
  unsigned int blockCrc;
                                                                    // CRC of the flash block
  IEC1CLR=0x00010000;
                                                                     // disable DMA channel 0 interrupts
  IFS1CLR=0x00010000;
                                                                     // clear any existing DMA channel 0 interrupt flag
  DMACONSET=0x00008000;
                                                                     // enable the DMA controller
  DCRCDATA=0xffff;
                                                                     // seed the CRC generator
                                                                     // Use the standard CCITT CRC 16 polynomial: X^16+X^12+X^5+1
  DCRCXOR=0 \times 1021;
  DCRCCON=0x0fc0;
                                                                     // CRC enabled, polynomial length 16, append mode
                                                                     // CRC attached to the DMA channel 0.
  DCH0CON=0x03;
                                                                     // channel off, priority 3, no chaining
  DCH0ECON=0;
                                                                     // no start irqs, no match enabled
                                                                     // program channel transfer
  DCH0SSA=VirtToPhys(flashBuff);
                                                                     // transfer source physical address
  DCH0DSA=VirtToPhys(&blockCrc);
                                                                    // transfer destination physical address
  DCH0SSIZ=200;
                                                                     // source size
                                                                     // dst size
  DCH0DSIZ=200;
  DCH0CSIZ=200;
                                                                    // 200 bytes per transfer
  DCH0INTCLR=0x00ff00ff;
                                                                    // DMA0: clear events, disable interrupts
  DCH1INTCLR=0x00ff00ff;
                                                                    // DMA1: clear events, disable interrupts
  DCH0CONSET=0x80;
                                                                     // channel 0 on
                                                                     // initiate a transfer
  DCH0ECONSET=0x0000080;
                                                                     // set CFORCE to 1
  \ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{{\ensuremath{\ensuremath{{\ensuremath{\ensuremath{\ensuremath{{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\ensuremath{\nnu}\ensuremath{\ensuremath{\ensuremath{\nnu}\ensuremath{\ensuremath{\nnu}\nnu}\ensuremath{\nnu}\ensuremath{\nnu}\ensuremath{\nnu}\ensu
   // poll to see that the transfer was done
  BOOL error=FALSE;
  while(TRUE)
             register int pollCnt;
                                                                   // don't poll in a tight loop
             int dmaFlags=DCH0INT;
              if( (dmaFlags& 0x3)
                                                                     // CHERIF (DCHxINT<0>) or CHTAIF (DCHxINT<1> set
              {
                            error=TRUE;
                                                                    // error or aborted...
                            break;
                             }
                                          else if (dmaFlags&0x8)
                                                                     // CHBCIF (DCHxINT<3>) set
                             {
                                                                     // transfer completed normally
                                          break;
             pollCnt=100;
                                                                    // use an adjusted value here
             while(pollCnt--);
                                                                    // wait before polling again
  }
  if(error)
   {
                                                       // process error
  }
  // the block CRC is available in the blockCrc variable
```

10.10 DMA Interrupts

The DMA device has the ability to generate interrupts reflecting the events that occur during the channel's data transfer. The different kinds of DMA interrupt flags are:

- CHERIF (DCHxINT<0>): Channel Error interrupts, enabled using CHERIE (DCHxINT<16>).
- CHTAIF (DCHxINT<1>): Channel Abort interrupts, enabled using CHTAIE (DCHxINT<17>).
- CHBCIF (DCHxINT<3>): Channel Block complete interrupts, enabled using CHBCIE (DCHxINT<19>).
- CHCCIF (DCHxINT<2>): Channel Cell complete interrupts, enabled using CHCCIE (DCHxINT<18>).
- CHSDIF (DCHxINT<7>): Channel Source pointer reached the end of the source, enabled by CHSDIE (DCHxINT<23>).
- CHSHIF (DCHxINT<6>): Channel Source pointer reached midpoint of the source, enabled by CHSHIE (DCHxINT<22>).
- CHDDIF (DCHxINT<5>): Channel Destination Pointer reached the end of the destination, enabled by CHDDIE (DCHxINT<21>)
- CHDHIF (DCHxINT<4>): Channel Destination Pointer reached midpoint of the destination, enabled by CHDHIE (DCHxINT<20>).

All the interrupts belonging to a DMA channel map to the corresponding channel interrupt vector.

The corresponding interrupt flags are:

- DMA0IF (IFS1<16>)
- DMA1IF (IFS1<17>)
- DMA2IF (IFS1<18>)
- DMA3IF (IFS1<19>)

All these interrupt flags must be cleared in software.

A DMA channel is enabled as a source of interrupts via the respective DMA interrupt enable bits:

- DMA0IE (IEC1<16>)
- DMA1IE (IEC1<17>)
- DMA2IE (IEC1<18>)
- DMA3IE (IEC1<19>)

The interrupt priority level bits and interrupt subpriority level bits must be also be configured:

- DMA0IP<2:0> (IPC9<4:2>), DMA0IS<1:0> (IPC9<1:0>).
- DMA1IP<2:0> (IPC9<12:10>), DMA1IS<1:0> (IPC9<9:8>).
- DMA2IP<2:0> (IPC9<20:18>), DMA2IS<1:0> (IPC9<17:16>).
- DMA3IP<2:0> (IPC9<28:26>), DMA3IS<1:0> (IPC9<25:24>).

In addition to enabling the DMA interrupts, Interrupt Service Routines (ISRs) are required for each different interrupt vector used. See Example 10-6 and Example 10-7.

Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.

EXAMPLE 10-6: DMA INITIALIZATION WITH INTERRUPTS

```
/*
The following code example illustrates a DMA channel 0 interrupt configuration.
When the DMA channel 0 interrupt is generated, the CPU will jump to the vector assigned to DMA0
interrupt.
* /
       IEC1CLR=0x00010000;
                                    // disable DMA channel 0 interrupts
       IFS1CLR=0x00010000;
                                    // clear any existing DMA channel 0 interrupt flag
       DMACONSET=0x00008000;
                                   // enable the DMA controller
       DCH0CON=0x03;
                                    // channel off, priority 3, no chaining
                                    // no start or stop irq's, no pattern match
       DCH0ECON=0;
                                    // program the transfer
       DCH0SSA=0x1d010000;
                                    \ensuremath{{\prime}}\xspace // transfer source physical address
                                   // transfer destination physical address
       DCH0DSA=0x1d020000;
       DCH0SSIZ=0;
                                   // source size 256 bytes
       DCH0DSIZ=0;
                                   // destination size 256 bytes
       DCH0CSIZ=0;
                                   // 256 bytes transferred pe event
       DCH0INTCLR=0x00ff00ff;
                                   // clear existing events, disable all interrupts
       DCH0INTSET=0x00090000;
                                   // enable Block Complete and error interrupts
       IPC9CLR=0x0000001f;
                                   // clear the DMA channel 0 priority and subpriority
       TPC9SET=0x00000016;
                                   // set IPL 5, subpriority 2
       IEC1SET=0x00010000;
                                   // enable DMA channel 0 interrupt
       DCHOCONSET=0x80;
                                    // turn channel on
                                    // initiate a transfer
       DCH0ECONSET=0x0000080;
                                    // set CFORCE to 1
                                    // do something else
       // will get an interrupt when the block transfer is done
       // or when error occurred
```

EXAMPLE 10-7: DMA CHANNEL 0 ISR

```
/*
The following code example demonstrates a simple Interrupt Service Routine for DMA channel 0
interrupts. The user's code at this vector should perform any application specific operations
and must clear the DMA0 interrupt flags before exiting.
*/
void __ISR(_DMA_0_VECTOR, ip15) __DMA0Interrupt(void)
{
    int dmaFlags=DCH0INT&0xff; // read the interrupt flags
    // perform application specific operations in response to any interrupt flag set
    DCH0INTCLR=0x000000ff; // clear the DMA channel interrupt flags
    // before exiting the service routine.
}
```

Note: The DMA ISR code example shows MPLAB[®] C32 C compiler specific syntax. Refer to your compiler manual regarding support for ISRs.

© 2008 Microchip Technology Inc.

10.11 I/O Pin Control

The DMA controller module does not use any I/O pins.

11.0 USB ON-THE-GO

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 fullspeed and low-speed embedded host, full-speed device, or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MX USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers, and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module. The PIC32MX USB module includes the following features:

- USB Full-Speed Support for Host and Device
- Low-Speed Host Support
- USB On-The-Go (OTG) Support
- Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- Integrated USB Transceiver
- Transaction Handshaking Performed by Hardware
- Endpoint Buffering Anywhere in System RAM
- Integrated DMA Controller to Access System RAM and Flash
- Note: IMPORTANT: The implementation and use of the USB specifications, as well as other third-party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.



11.1 Control Registers

The USB module includes the following Special Function Registers (SFRs):

- U1OTGIR: USB OTG Interrupt Flag Register
- U1OTGIE: USB OTG Interrupt Enable Register
- U1OTGSTAT: USB Comparator and Pin Status Register
- U1OTGCON: USB Resistor and Pin Control Register
- U1PWRC: USB Power Control Register
- U1IR: USB Pending Interrupt Register
- U1IE: USB Interrupt Enable Register
- U1EIR: USB Pending Error Interrupt Register
- U1EIE: USB Interrupt Enable Register
- U1STAT: USB Status FIFO Register
- U1CON: USB Module Control Register
- U1ADDR: USB Address Register
- U1FRMH and U1FRML: USB Frame Count Registers
- U1TOK: USB Host Control Register
- U1SOF: USB SOF Counter Register
- U1BDTP1, U1BDTP2, and U1BDTP3: USB Buffer Descriptor Table Pointer Register
- U1CNFG1: USB Debug and Idle Register
- U1EP0-U1EP15: USB Endpoint Control Registers

11.1.1 U1OTGIR REGISTER

U1OTGIR (Register 11-1) records changes on the ID, data and VBUS pins, enabling software to determine which event caused an interrupt. The interrupt bits are cleared by writing a '1' to the corresponding interrupt.

11.1.2 U1OTGIE REGISTER

U1OTGIE (Register 11-2) enables the corresponding interrupt Status bits defined in the U1OTGIR register to generate an interrupt.

11.1.3 U1OTGSTAT REGISTER

U1OTGSTAT (Register 11-3) provides access to the status of the VBUS voltage comparators and the debounced status of the ID pin.

11.1.4 U1OTGCON REGISTER

U1OTGCON (Register 11-4) controls the operation of the VBUS pin, and the pull-up and pull-down resistors.

11.1.5 U1PWRC REGISTER

U1PWRC (Register 11-5) controls the power-saving modes, as well as the module enable/disable control.

11.1.6 U1IR REGISTER

U1IR (Register 11-6) contains information on pending interrupts. Once an interrupt bit is set, it can be cleared by writing a '1' to the corresponding bit.

11.1.7 U1IE REGISTER

U1IE (Register 11-7) values provide gating of the various interrupt signals onto the USB interrupt signal. These values do not interact with the USB module. Setting any of these bits enables the corresponding interrupt source in the U1IR register.

11.1.8 U1EIR REGISTER

U1EIR (Register 11-8) contains information on pending error interrupt values. Once an interrupt bit is set, it can be cleared by writing a '1' to the corresponding bit.

11.1.9 U1EIE REGISTER

U1EIE (Register 11-9) values provide gating of the various interrupt signals onto the USB interrupt signal. These values do not interact with the USB module. Setting any of these bits enables the respective interrupt source in the U1EIR register if UERR is also set in the U1IE register.

11.1.10 U1STAT REGISTER

U1STAT (Register 11-10) is a 16-deep First In, First Out (FIFO) register. It is read-only by the CPU and read/write by the USB module. U1STAT is only valid when the U1IR<TRNIF> bit is set.

11.1.11 U1CON REGISTER

U1CON (Register 11-11) provides miscellaneous control and information about the module.

11.1.12 U1ADDR REGISTER

U1ADDR (Register 11-12) is a read/write register from the CPU side and read-only from the USB module side. Although the register values affect the settings of the USB module, the content of the registers does not change during access.

In Device mode, this address defines the USB device address as assigned by the host during the SETUP phase. The firmware writes the address in response to the SETUP request. The address is automatically reset when a USB bus Reset is detected. In Host mode, the module transmits the address provided in this register with the corresponding token packet. This allows the USB module to uniquely address the connected device.

11.1.13 U1FRMH AND U1FRML REGISTERS

U1FRMH and U1FRML (Register 11-13 and Register 11-14) are read-only registers. The frame number is formed by concatenating the two 8-bit registers. The high-order byte is in the U1FRMH register, and the low-order byte is in U1FRML.

11.1.14 U1TOK REGISTER

U1TOK (Register 11-15) is a read/write register required when the module operates as a host. It is used to specify the token type, PID<3:0> (Packet ID), and the endpoint, EP<3:0>, being addressed by the host processor. Writing to this register triggers a host transaction.

11.1.15 U1SOF REGISTER

U1SOF (Register 11-16) threshold is a read/write register that contains the count bits of the Start-of-Frame (SOF) threshold value, and are used in Host mode only.

To prevent colliding a packet data with the SOF token that is sent every 1 ms, the USB module will not send any new transactions within the last U1SOF byte times. The USB module will complete any transactions that are in progress. In Host mode, the SOF interrupt occurs when this threshold is reached, not when the SOF occurs. In Device mode, the interrupt occurs when a SOF is received. Transactions started within the SOF threshold are held by the USB module until after the SOF token is sent.

11.1.16 U1BDTP1, U1BDTP2 AND U1BDTP3 REGISTERS

These registers (Register 11-17, Register 11-18 and Register 11-19) are read/write registers that define the upper 23 bits of the 32-bit base address of the Buffer Descriptor Table (BDT) in the system memory. The BDT is forced to be 512 byte-aligned. This register allows relocation of the BDT in real time.

11.1.17 U1CNFG1 REGISTER

U1CNFG1 (Register 11-20) is a read/write register that controls the Debug and Idle behavior of the module. The register must be preprogrammed prior to enabling the module.

11.1.18 U1EP0-U1EP15 REGISTERS

These registers control the behavior of the corresponding endpoint.

11.1.19 ASSOCIATED REGISTERS

The following registers are not part of the USB module but are associated with module operation.

- IEC1: Interrupt Enable Control Register (Register 11-22)
- IFS1: Interrupt Flag Status Register (Register 8-5)
- DEVCFG2: Device Configuration Word 2 (Register 27-3)
- OSCCON: Oscillator Control Register (Register 4-1)

11.1.20 CLEARING USB OTG INTERRUPTS

Unlike other device-level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardwareset bits. These bits can only be cleared in software by writing a '1' to their locations. Writing a '0' to a flag bit has no effect.

Note: Throughout this section, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to clear bit". In register descriptions, this function is indicated by the descriptor 'K'.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|--------------------|
| BF88_5040 | U10TGIR | 31:24 | — | — | — | _ | _ | _ | _ | _ |
| | | 23:16 | _ | — | — | _ | _ | | _ | _ |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | IDIF | T1MSECIF | LSTATEIF | ACTVIF | SESVDIF | SESENDIF | _ | VBUSVDIF |
| BF88_5050 | U1OTGIE | 31:24 | — | — | — | _ | — | — | _ | _ |
| | | 23:16 | _ | — | — | _ | _ | _ | _ | _ |
| | | 15:8 | _ | — | — | _ | _ | _ | _ | _ |
| | | 7:0 | IDIE | T1MSECIE | LSTATEIE | ACTVIE | SESVDIE | SESENDIE | _ | VBUSVDIE |
| BF88_5060 | U1OTGSTAT | 31:24 | — | — | — | — | — | — | _ | — |
| | | 23:16 | _ | — | — | _ | _ | _ | _ | _ |
| | | 15:8 | _ | — | — | _ | _ | | _ | _ |
| | | 7:0 | ID | — | LSTATE | _ | SESVD | SESEND | _ | VBUSVD |
| BF88_5070 | U1OTGCON | 31:24 | — | — | — | _ | — | — | _ | — |
| | | 23:16 | _ | — | — | _ | — | _ | _ | _ |
| | | 15:8 | _ | — | — | _ | — | _ | _ | _ |
| | | 7:0 | DPPULUP | DMPULUP | DPPULDWN | DMPULDWN | VBUSON | OTGEN | VBUSCHG | VBUSDIS |
| BF88_5080 | U1PWRC | 31:24 | _ | — | — | _ | — | _ | _ | _ |
| | | 23:16 | _ | — | — | _ | — | _ | _ | _ |
| | | 15:8 | _ | — | — | _ | — | _ | _ | _ |
| | | 7:0 | UACTPND | — | — | USLPGRD | — | _ | USUSPEND | USBPWR |
| BF88_5200 | U1IR | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | — | — | _ | — | _ | _ | _ |
| | | 15:8 | _ | — | — | _ | _ | _ | _ | _ |
| | | 7:0 | STALLIF | ATTACHIF | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | URSTIF |
| | | | STALLIF | ALIACHIE | RESUMEIF | IDLEIF | | SOLIL | UERRIF | DETACHIF |
| BF88_5210 | U1IE | 31:24 | _ | _ | — | _ | — | | | _ |
| | | 23:16 | _ | _ | — | _ | — | | | _ |
| | | 15:8 | _ | | — | — | — | | | — |
| | | 7:0 | STALLIE | ATTACHIE | RESUMEIE | IDLEIE | TRNIE | SOFIE | UERRIE | URSTIE DETACHIE |
| BF88_5220 | U1EIR | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | BTSEF | BMXEF | DMAEF | BTOEF | DFN8EF | CRC16EF | CRC5EF | PIDEF |
| BF88_5230 | U1EIE | 31:24 | | | | | | | EOFEF | |
| DF00_3230 | UTEIE | | _ | — | — | _ | _ | | _ | _ |
| | | 23:16 | _ | — | — | | _ | | | |
| | | 15:8 7:0 | _ | — | — | — | — | — | | _ |
| | | 7:0 | BTSEE | BMXEE | DMAEE | BTOEE | DFN8EE | CRC16EE | CRC5EE | PIDEE |
| BF88_5240 | | 31:24 | | | | | | | EOFEE | |
| Di 00_0240 | UIUIAI | 23:16 | | _ | | _ | | | | |
| | | 23.10 | _ | _ | | _ | _ | — | | _ |
| | | 15:8 | — | | — | — | _ | — | — | |

TABLE 11-1: USB REGISTER SUMMARY

| TABLE 1 | 1-1: US | B REC | GISTER S | UMMARY | | UED) | r | | | |
|--------------------|---------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_5250 | U1CON | 31:24 | — | — | — | — | — | | | |
| | | 23:16 | — | — | — | _ | — | _ | _ | |
| | | 15:8 | — | — | — | _ | — | _ | _ | |
| | | 7:0 | JSTATE | SE0 | PKTDIS TOKBUSY | USBRST | HOSTEN | RESUME | PPBRST | USBEN SOFEN |
| BF88_5260 | U1ADDR | 31:24 | _ | _ | _ | _ | _ | — | _ | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | - |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | LSPDEN | | | D | EVADDR<6:0 | > | | |
| BF88_5270 | U1BDTP1 | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | - |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | | 1 | BI | L DTPTRL<15:9: | > | | | _ |
| BF88_5280 | U1FRML | 31:24 | _ | — | — | _ | — | — | — | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | _ | | _ | | _ | _ | _ |
| | | 7:0 | | | | FRML• | | | | |
| BF88_5290 | U1FRMH | 31:24 | _ | | _ | | _ | | | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | _ | _ | | | | | _ | _ |
| | | 7:0 | _ | _ | | _ | | | FRMH<10:8> | |
| BF88_52A0 | U1TOK | 31:24 | _ | _ | | _ | | | _ | _ |
| DI 00_02/10 | onon | 23:16 | _ | _ | | _ | | | | |
| | | 15:8 | _ | _ | | _ | | _ | | |
| | | 7:0 | | I PID< | | | | | | |
| BF88_52B0 | U1SOF | 31:24 | _ | | _ | _ | _ | _ | <3:0> | _ |
| 00_0200 | 01001 | 23:16 | | _ | | | | | | |
| | | 15:8 | _ | _ | | | | | _ | |
| | | 7:0 | | | | CNT< | | | | |
| BF88_52C0 | U1BDTP2 | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| 51 00_0200 | 0100112 | 23:16 | _ | _ | _ | _ | _ | | _ | |
| | | 15:8 | _ | | | | | | | |
| | | 7:0 | | | | BDTPTRH | <23·16> | | | |
| BF88_52D0 | | 31:24 | _ | _ | _ | _ | | _ | _ | _ |
| DI 00_02D0 | 0100110 | 23:16 | _ | _ | _ | _ | | | | _ |
| | | 15:8 | _ | _ | _ | | | | _ | |
| | | 7:0 | | | | BDTPTRU | L-31·24> | | | |
| BF88_52E0 | U1CNFG1 | 31:24 | _ | _ | _ | | - | — | _ | _ |
| J. 00_02L0 | | 23:16 | | | | | | | | |
| | | 15:8 | | _ | | | | | | |
| | | 7:0 | UTEYE | UOEMON | USBFRZ | USBSIDL | | | | |
| BF88_5300 | U1EP0 | 31:24 | | | | | | | | |
| 0020300 | UILFU | | | — | — | — | | _ | — | _ |
| | | 23:16 | | | | | | | | |
| | | 15:8 | | | _ | | | | | |
| | | 7:0 | LSPD | RETRYDIS | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |

TABLE 11-1: USB REGISTER SUMMARY (CONTINUED)

| TABLE 1 | 1-1: U | SB REG | SISTER SI | JMMARY | (CONTIN | UED) | | | | |
|--------------------|--------|--------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_5310 | U1EP1 | 31:24 | — | — | — | — | — | — | | |
| | | 23:16 | — | — | — | — | — | — | _ | _ |
| | | 15:8 | — | — | — | — | — | — | _ | _ |
| | | 7:0 | — | _ | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5320 | U1EP2 | 31:24 | _ | _ | _ | — | _ | _ | | |
| | | 23:16 | — | — | — | — | — | — | _ | _ |
| | | 15:8 | _ | _ | _ | — | _ | _ | | |
| | | 7:0 | — | — | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5330 | U1EP3 | 31:24 | _ | _ | _ | — | _ | _ | | |
| | | 23:16 | — | _ | _ | — | _ | _ | | |
| | | 15:8 | _ | _ | _ | — | _ | _ | | |
| | | 7:0 | — | — | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5340 | U1EP4 | 31:24 | _ | — | _ | — | — | — | _ | _ |
| | | 23:16 | — | - | — | — | — | — | - | - |
| | | 15:8 | _ | — | _ | — | — | — | _ | _ |
| | | 7:0 | _ | — | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5350 | U1EP5 | 31:24 | _ | — | _ | — | — | — | _ | _ |
| | | 23:16 | _ | — | — | — | — | — | — | — |
| | | 15:8 | _ | _ | _ | _ | _ | — | _ | _ |
| | | 7:0 | _ | _ | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5360 | U1EP6 | 31:24 | _ | _ | _ | _ | _ | — | _ | _ |
| | | 23:16 | _ | _ | _ | _ | _ | — | _ | _ |
| | | 15:8 | _ | — | — | — | — | — | — | — |
| | | 7:0 | _ | _ | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5370 | U1EP7 | 31:24 | _ | — | | _ | — | — | — | — |
| | | 23:16 | _ | _ | _ | _ | _ | — | _ | _ |
| | | 15:8 | _ | — | | _ | — | — | — | — |
| | | 7:0 | _ | — | | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5380 | U1EP8 | 31:24 | _ | _ | _ | _ | _ | — | _ | _ |
| | | 23:16 | _ | — | | _ | — | — | — | — |
| | | 15:8 | _ | — | _ | _ | — | — | _ | _ |
| | | 7:0 | _ | — | | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_5390 | U1EP9 | 31:24 | _ | — | _ | — | — | — | _ | _ |
| | | 23:16 | _ | — | _ | _ | — | — | _ | _ |
| | | 15:8 | _ | — | | _ | — | — | _ | _ |
| | | 7:0 | _ | — | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_53A0 | U1EP10 | 31:24 | _ | — | _ | - | — | — | — | — |
| | | 23:16 | _ | — | — | — | — | — | _ | _ |
| | | 15:8 | _ | — | _ | _ | — | — | _ | _ |
| | | 7:0 | _ | — | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_53B0 | U1EP11 | 31:24 | _ | _ | _ | — | — | — | — | — |
| | | 23:16 | _ | — | — | — | — | — | _ | _ |
| | | 15:8 | _ | — | — | — | — | — | _ | _ |
| | | 7:0 | _ | _ | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |

.

| IADLE I | 1-1. 00 | | 313 I EK 31 | | | | | | | |
|--------------------|---------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_53C0 | U1EP12 | 31:24 | _ | — | - | _ | — | — | - | — |
| | | 23:16 | — | - | - | — | - | - | - | — |
| | | 15:8 | — | - | - | — | - | - | - | — |
| | | 7:0 | | | | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_53D0 | U1EP13 | 31:24 | — | - | - | — | - | - | - | — |
| | | 23:16 | — | - | - | — | - | - | - | — |
| | | 15:8 | | | | | | _ | _ | — |
| | | 7:0 | | | | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_53E0 | U1EP14 | 31:24 | | - | - | | - | | | — |
| | | 23:16 | | | | | | _ | _ | _ |
| | | 15:8 | | | | | | _ | _ | _ |
| | | 7:0 | | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |
| BF88_53F0 | U1EP15 | 31:24 | | | | | | _ | _ | — |
| | | 23:16 | | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | - | - | - | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |

TABLE 11-1: USB REGISTER SUMMARY (CONTINUED)

TABLE 11-2: USB INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | • | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1040 | IFS1 | 31:24 | — | _ | - | — | _ | — | USBIF | FCEIF |
| BF88_1070 | IEC1 | 31:24 | — | — | — | — | — | _ | USBIE | FCEIE |
| BF88_1140 | IPC11 | 15:8 | — | _ | _ | USBIP<2:0> | | | USBIS<1:0> | |

Note 1: This summary table contains partial register definitions that only pertain to the USB peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

TABLE 11-3: OSCILLATOR CONFIGURATION⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|---------|------|------------------------|-------------------|-------------------|-------------------|-------------------|-------------------------------|------------------|------------------|
| BF88_F000 | OSCCON | 7:0 | CLKLOCK | ULOCK | LOCK | SLPEN | CF | UFRCEN | SOSCEN | OSWEN |
| BFC0_2FF4 | DEVCFG2 | 15:8 | FUPLLEN ⁽²⁾ | _ | _ | _ | — | FUPLLIDIV<2:0> ⁽²⁾ | | (2) |

Note 1: This summary table contains partial register definitions that only pertain to the USB peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

Note 2: FUPLLEN and FPLLODIV<2:0> are only available on PIC32MX4XX family variants.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|---|--|---|------------------------------------|---|---|
| — | _ | | — | | _ | — | — |
| it 31 | | | | | L L | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | _ | — | — | — | — | — | — |
| oit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | | _ | — | | |
| pit 15 | | | | | | | bita |
| R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | r-x | R/W/K-0 |
| IDIF | T1MSECIF | LSTATEIF | ACTVIF | SESVDIF | SESENDIF | | VBUSVDIF |
| bit 7 | | | | | | | bit (|
| | | | | | | | <u> </u> |
| _egend: | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | P = Programr | nable bit | r = Reserved | d bit |
| J = Unimple | mented bit | K = Write '1' t | o clear | -n = Bit Value | at POR: ('0', '1' | x – unknov | vn) |
| | | | 0 0.00 | | | , x = unitation | *** |
| | | | | | | , x = unitiov | *** |
| bit 31-8 | Reserved: W | /rite '0'; ignore i | | | | , x = unitiov | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
| bit 31-8 bit 7 | | /rite '0'; ignore ı Ə Change Indica | read | | | | |
| | IDIF: ID State Write a '1' to | e Change Indica this bit to clear | read ator bit the interrupt. | | | | |
| | IDIF: ID State Write a '1' to 1 = Change in | Change Indica this bit to clear n ID state detec | read ator bit the interrupt. cted | | | , <u>x – unitio</u> v | , |
| bit 7 | IDIF: ID State Write a '1' to 1 = Change in 0 = No chang | Change Indica this bit to clear n ID state detec je in ID state de | read ator bit the interrupt. cted etected | | | , , , – unitiov | , |
| | IDIF: ID State Write a '1' to 1 = Change ii 0 = No chang T1MSECIF: 1 | e Change Indica this bit to clear n ID state detec ge in ID state de I Millisecond Tiu | read ator bit the interrupt. cted etected mer bit | | | , , , – unitiov | , |
| bit 7 | IDIF: ID State Write a '1' to 1 = Change ii 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec | e Change Indica this bit to clear n ID state detec je in ID state de I Millisecond Tiu this bit to clear ond timer has e | read ator bit the interrupt. cted etected mer bit the interrupt. expired | | | , <u>x – unitio</u> v | , |
| bit 7 | IDIF: ID State Write a '1' to 1 = Change ii 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec | e Change Indica this bit to clear n ID state detec ge in ID state de I Millisecond Tin this bit to clear ond timer has r | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired | | | , | , |
| bit 7 | IDIF: ID State Write a '1' to 1 = Change ii 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li | e Change Indica this bit to clear n ID state detec ge in ID state det Millisecond Tin this bit to clear ond timer has r ond timer has r ine State Stable | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit | | | , <u>x – unitio</u> v | , |
| bit 7 bit 6 | IDIF: ID State Write a '1' to 1 = Change ii 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to | e Change Indica this bit to clear n ID state detec je in ID state det Millisecond Tin this bit to clear ond timer has r ond timer has r ine State Stable this bit to clear | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. | | | , <u>x – unitio</u> v | , |
| bit 7 bit 6 | IDIF: ID State Write a '1' to 1 = Change in 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line | e Change Indica this bit to clear n ID state detec ge in ID state det Millisecond Tin this bit to clear ond timer has r ond timer has r ine State Stable | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 ma | s, but different | | | , |
| bit 7 bit 6 | IDIF: ID State Write a '1' to $1 =$ Change in 0 = No chang T1MSECIF: 1 Write a '1' to $1 =$ 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to $1 =$ USB line 0 = USB line | e Change Indica this bit to clear n ID state detec ge in ID state det I Millisecond Tin this bit to clear ond timer has r ond timer has r ine State Stable this bit to clear state has been | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 ma een stable for | s, but different | | | , |
| bit 7 bit 6 bit 5 | IDIF: ID State Write a '1' to 1 = Change ii 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus | e Change Indica this bit to clear n ID state detect je in ID state det 1 Millisecond Tin this bit to clear ond timer has re ond timer has re ine State Stable this bit to clear state has been state has not b | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 m een stable for | s, but different | | | , |
| bit 7 bit 6 bit 5 | IDIF: ID State Write a '1' to 1 = Change in 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity of | e Change Indica this bit to clear n ID state detect ge in ID state detect in ID state detect this bit to clear ond timer has re ond timer has re ond timer has re ine State Stable this bit to clear state has been state has not bit Activity Indicat this bit to clear n the D+, D-, ID | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 ma een stable for tor bit the interrupt. 0, or VBUS pins | s, but different 1 ms | | | , |
| bit 7 bit 6 bit 5 bit 4 | IDIF: ID State Write a '1' to 1 = Change in0 = No changTIMSECIF: 1Write a '1' to $1 = 1$ millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity on0 = Activity ha | e Change Indica this bit to clear n ID state detect je in ID state detect ond timer has e ond timer has r ine State Stable this bit to clear state has been state has not be Activity Indicat this bit to clear n the D+, D-, ID as not been det | read ator bit the interrupt. cted etected mer bit the interrupt. expired a Indicator bit the interrupt. stable for 1 m een stable for tor bit the interrupt. o, or VBUS pins tected | s, but different 1 ms has caused th | from last time | | |
| bit 7 bit 6 bit 5 | IDIF: ID State Write a '1' to 1 = Change in 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity on 0 = Activity has SESVDIF: Set | e Change Indica this bit to clear n ID state detect ge in ID state detect in ID state detect in ID state detect in ID state detect ond timer has e ond timer has re- ond timer has re- ond timer has re- ond timer has re- state has been state has been state has not be- state has not be- state been detect in the D+, D-, ID as not been detect | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 m een stable for the interrupt. or bit the interrupt. 0, or VBUS pins tected ange Indicator | s, but different 1 ms has caused th | from last time | | |
| bit 7 bit 6 bit 5 bit 4 | IDIF: ID State Write a '1' to 1 = Change in 0 = No chang T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity on 0 = Activity has SESVDIF: Se Write a '1' to 1 = VBUS volt | e Change Indica this bit to clear n ID state detect je in ID state detect ond timer has e ond timer has r ine State Stable this bit to clear state has been state has not be Activity Indicat this bit to clear n the D+, D-, ID as not been det | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 m een stable for the interrupt. or bit the interrupt. 0, or VBUS pins tected ange Indicator the interrupt. ed below the se | s, but different 1 ms has caused th bit ession end leve | from last time e device to wake | | |
| bit 7 bit 6 bit 5 bit 4 | IDIF: ID State Write a '1' to 1 = Change in0 = No changT1MSECIF: 1Write a '1' to $1 = 1$ millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity on0 = Activity hasSESVDIF: SetWrite a '1' to $1 = VBUS volt$ | e Change Indica this bit to clear n ID state detec- ge in ID state detec- ge in ID state detec- ge in ID state detec- nond timer has re- ond timer has re- ond timer has re- ond timer has re- ine State Stable this bit to clear state has been state has not be- cativity Indicat this bit to clear n the D+, D-, ID as not been det ession Valid Char this bit to clear age has dropped age has not dropped | read ator bit the interrupt. cted etected mer bit the interrupt. expired the interrupt. stable for 1 m een stable for 1 m een s | s, but different 1 ms has caused th bit ession end leve ie session end | from last time e device to wake | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 | IDIF: ID State Write a '1' to 1 = Change in 0 = No chang TIMSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity of 0 = Activity ha SESVDIF: Se Write a '1' to 1 = VBUS volt 0 = VBUS volt 0 = VBUS volt | e Change Indica this bit to clear n ID state detec- ge in ID state detec- ge in ID state detec- ge in ID state detec- ge in ID state detec- nond timer has e ond timer has e state has been state has been state has not b Activity Indicat this bit to clear n the D+, D-, ID as not been detec- ession Valid Char this bit to clear age has dropped | read ator bit the interrupt. cted etected mer bit the interrupt. expired and expired a Indicator bit the interrupt. stable for 1 ma een stable for 1 ma een stable for 1 ma the interrupt. or bit the interrupt. o, or VBUS pins tected ange Indicator the interrupt. ed below the se opped below the Change Indica | s, but different 1 ms has caused th bit ession end leve ie session end | from last time e device to wake | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 | IDIF: ID State Write a '1' to 1 = Change in 0 = No change T1MSECIF: 1 Write a '1' to 1 = 1 millisec 0 = 1 millisec LSTATEIF: Li Write a '1' to 1 = USB line 0 = USB line ACTVIF: Bus Write a '1' to 1 = Activity on 0 = Activity ha SESVDIF: Se Write a '1' to 1 = VBUS volt 0 = VBUS volt 0 = VBUS volt SESENDIF: E Write a '1' to 1 = A change | e Change Indica this bit to clear n ID state detec- ge in ID state detec- nond timer has e ond timer has e ond timer has e ond timer has e ond timer has e state state Stable this bit to clear state has been det state has not be Activity Indicat this bit to clear n the D+, D-, ID as not been det ession Valid Cha this bit to clear age has droppe age has not dro B-Device VBUS this bit to clear on the session | read ator bit the interrupt. cted etected mer bit the interrupt. expired not expired e Indicator bit the interrupt. stable for 1 million the interrupt. or bit the interrupt. 0, or VBUS pins tected ange Indicator the interrupt. ed below the se opped below the Change Indica the interrupt. o end input was | s, but different 1 ms has caused th bit ession end leve ie session end itor bit s detected | from last time e device to wake | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 | IDIF: ID State Write a '1' to 1 = Change in0 = No changeT1MSECIF: 1Write a '1' to $1 = 1$ millisec 0 = 1 millisec USTATEIF: Li Write a '1' to 1 = USB line 0 = USB line O = USB line ACTVIF: Bus Write a '1' to 1 = Activity on0 = Activity hasSESVDIF: SeWrite a '1' to $1 = VBUS volt0 = VBUS voltSESENDIF: EWrite a '1' to1 = A$ change 0 = No change | e Change Indica this bit to clear n ID state detec- ge in ID state detec- ge in ID state detec- ge in ID state detec- ge in ID state detec- nond timer has e ond timer has e ond timer has r ine State Stable this bit to clear state has been state has not b Activity Indicat this bit to clear n the D+, D-, ID as not been det ession Valid Cha this bit to clear age has droppe age has not dro B-Device VBUS this bit to clear | read ator bit the interrupt. cted etected mer bit the interrupt. expired the interrupt. stable for 1 m een stable for 1 m een s | s, but different 1 ms has caused th bit ession end leve ie session end itor bit s detected | from last time e device to wake | | |

| REGISTER | 11-1: U1OT | GIR: USB OT | | IPT FLAG RE | GISTER | | |
|--------------|----------------|---------------------------------------|---------------|-----------------|------------------|---------------|----------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | _ | — | _ | _ | _ | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | | | _ | _ | | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | r-x | R/W/K-0 |
| IDIF | T1MSECIF | LSTATEIF | ACTVIF | SESVDIF | SESENDIF | | VBUSVDIF |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable | oit | P = Program | | r = Reserved | |
| U = Unimpler | mented bit | K = Write '1' te | o clear | -n = Bit Value | at POR: ('0', '1 | ', x = unknow | vn) |
| | | | | | | | |
| bit 31-8 | Reserved: W | /rite '0'; ignore r | ead | | | | |
| bit 7 | | e Change Indica | | | | | |
| | | this bit to clear | | | | | |
| | • | n ID state detec je in ID state de | | | | | |
| bit 6 | - | Millisecond Tir | | | | | |
| | | this bit to clear | | | | | |
| | 1 = 1 millisec | ond timer has e | xpired | | | | |
| | | ond timer has n | | | | | |
| bit 5 | - | ine State Stable | | | | | |
| | | this bit to clear state has been | | e but different | from last time | | |
| | | state has not be | | • | nom last time | | |
| bit 4 | ACTVIF: Bus | Activity Indicat | or bit | | | | |
| | | this bit to clear | | | | | |
| | • | n the D+, D-, ID | | has caused the | e device to wak | ke-up | |
| hit 0 | - | as not been det | | h.it | | | |
| bit 3 | | ession Valid Cha this bit to clear | • | DIT | | | |
| | | age has droppe | | ession end leve | el | | |
| | | age has not dro | | | | | |
| bit 2 | SESENDIF: E | B-Device VBUS | Change Indica | tor bit | | | |
| | | this bit to clear | | | | | |
| | | on the session on the session | | | | | |
| bit 1 | - | /rite '0'; ignore r | - | | | | |
| | NUSCIVED. W | | 044 | | | | |
REGISTER 11-1: U1OTGIR: USB OTG INTERRUPT FLAG REGISTER

- bit 0
- **VBUSVDIF:** A-Device VBUS Change Indicator bit
- Write a '1' to this bit to clear the interrupt.
- 1 = Change on the session valid input detected
- 0 = No change on the session valid input detected

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|--|---|---|---|----------|--------------|----------|
| | — | — | — | | — | _ | |
| pit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| - | _ | | — | — | — | _ | |
| bit 15 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IDIE | T1MSECIE | LSTATEIE | ACTVIE | SESVDIE | SESENDIE | — | VBUSVDIE |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | _ | |
| R = Readabl | | W = Writable I | | P = Programr | | r = Reserved | d bit |
| U = Unimple | | | | $1' \mathbf{v} = \mathbf{I} \mathbf{h} \mathbf{k} \mathbf{h} \mathbf{o} \mathbf{v}$ | n) | | |
| | | -n = Bit value | at POR: ('0', ' | 1', x = Unknow | n) | | |
| bit 31-8 | | rite '0'; ignore r | | l', x = Unknow | n) | | |
| | Reserved: W IDIE: ID Interr | rite '0'; ignore r rupt Enable bit | | i', x = Unknow | n) | | |
| bit 31-8 | Reserved: W | rite '0'; ignore r rupt Enable bit ot enabled | | ', x = Unknow | n) | | |
| bit 31-8 | Reserved: W IDIE: ID Intern 1 = ID interrup 0 = ID interrup | rite '0'; ignore r rupt Enable bit ot enabled | ead | | n) | | |
| bit 31-8 bit 7 | Reserved: W IDIE: ID Interr 1 = ID interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer intern | ead ner Interrupt E upt enabled | | n) | | |
| bit 31-8 bit 7 | Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir | ead mer Interrupt E upt enabled upt disabled | | n) | | |
| bit 31-8 bit 7 bit 6 | Reserved: W IDIE: ID Interrup 1 = ID interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect LSTATEIE: Li 1 = Line state | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interro ond timer interro ne State Interro interrupt enabl | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed | | n) | | |
| bit 31-8 bit 7 bit 6 | Reserved: W IDIE: ID Interr 1 = ID interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect LSTATEIE: Li 1 = Line state 0 = Line state | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interro ond timer interro ne State Interro | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed led | | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interro ne State Interro interrupt enabl interrupt disab Activity Interro ' interrupt enabl | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed led pt Enable bit led | | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interro ond timer interro ne State Interru interrupt enabl interrupt disab Activity Interru | ead mer Interrupt E upt enabled upt Enable bit ed led pt Enable bit led pt Enable bit led | nable bit | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 bit 4 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 milliseco 0 = 1 milliseco LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session v | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interru ond timer interru ne State Interru interrupt enabl Activity Interrupt ' interrupt disab ' interrupt disab ' interrupt disab ' interrupt disab | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed led pt Enable bit led errupt Enable b habled | nable bit | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 bit 4 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Set 1 = Session v 0 = Session v | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer intern ond timer intern ne State Internut interrupt enabl Activity Internut ' interrupt disab ' interrupt disab | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed led pt Enable bit led serrupt Enable b nabled sabled | nable bit | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 milliseco 0 = 1 milliseco LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session v 0 = Session v SESENDIE: E 1 = B-session | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer intern ond timer intern ond timer intern ne State Internut interrupt enabl Activity Interrupt ' interrupt disab Session Valid Inter alid interrupt di 3-Session End I end interrupt e | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed led pt Enable bit led errupt Enable b nabled sabled Interrupt Enable | nable bit | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 millisect 0 = 1 millisect LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Set 1 = Session v 0 = Session v SESENDIE: E 1 = B-session 0 = B-session | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interru- ond timer interru- ne State Interru- interrupt enabl interrupt disab Activity Interrup ' interrupt disab ssion Valid Inter- alid interrupt di 3-Session End | ead mer Interrupt E upt enabled upt disabled upt Enable bit ed led pt Enable bit led sabled sabled interrupt Enable sabled interrupt Enable | nable bit | n) | | |
| bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 | Reserved: W IDIE: ID Interrup 0 = ID interrup T1MSECIE: 1 1 = 1 milliseco 0 = 1 milliseco LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session v 0 = Session v SESENDIE: E 1 = B-session 0 = B-session | rite '0'; ignore r rupt Enable bit ot enabled ot disabled Millisecond Tir ond timer interru ond timer interru ne State Interru interrupt enabl Activity Interrupt ' interrupt disab Activity Interrupt ' interrupt disab Session Valid Inter alid interrupt di alid interrupt di end interrupt enable end interrupt of end interrupt enable end interrupt enable enable | ead mer Interrupt E upt enabled upt enabled upt Enable bit ed led pt Enable bit led sabled sabled interrupt Enable interrupt Enabled lisabled ead | nable bit bit | n) | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|--|--|--|--|--|--------------------------------|----------|
| — | — | — | — | — | — | — | — |
| oit 31 | | - | | · | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | — | — | — | — | — |
| bit 23 | | | | | | | bit 10 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | r-x | R-0 | r-x | R-0 | R-0 | r-x | R-0 |
| ID | | LSTATE | — | SESVD | SESEND | | VBUSVD |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| | | | | | | | |
| • | | | | | | _ | |
| R = Readal | | W = Writable | | P = Programr | | r = Reserved | l bit |
| R = Readal | ble bit lemented bit | | | P = Programr 1', x = Unknow | | r = Reserved | l bit |
| R = Readal U = Unimpl | lemented bit | -n = Bit Value | at POR: ('0', ' | • | | r = Reserved | l bit |
| R = Readal U = Unimpl bit 31-8 | lemented bit Reserved: V | -n = Bit Value Vrite '0'; ignore | at POR: ('0', ' read | • | | r = Reserved | l bit |
| R = Readal U = Unimpl bit 31-8 | lemented bit Reserved: V ID: ID Pin Sta | -n = Bit Value Vrite '0'; ignore ate Indicator bit | at POR: ('0', ' read | 1', x = Unknow | n) | | l bit |
| R = Readal U = Unimpl bit 31-8 | Reserved: V ID: ID Pin Sta 1 = No cable | -n = Bit Value Vrite '0'; ignore | at POR: ('0', ' read a type B cable | 1', x = Unknow has been plugg | n) Jed into the USE | | l bit |
| R = Readal U = Unimpl bit 31-8 bit 7 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a | at POR: ('0', ' read a type B cable been plugged | 1', x = Unknow has been plugg | n) Jed into the USE | | l bit |
| Legend: R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has | at POR: ('0', ' read a type B cable been plugged read | 1', x = Unknow has been plugg | n) Jed into the USE | | l bit |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore e State Stable I state (U1CON[| at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C | 1', x = Unknow has been plugg l into the USB re CON[JSTATE]) h | n) led into the USE eceptacle las been stable | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore e State Stable I state (U1CON[state (U1CON] | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C | 1', x = Unknow has been plugg l into the USB re CON[JSTATE]) h | n) led into the USE eceptacle las been stable | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore state (U1CON[state (U1CON[Vrite '0'; ignore | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read | 1', x = Unknow has been plugg l into the USB re CON[JSTATE]) h | n) led into the USE eceptacle las been stable | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore state (U1CON[state (U1CON[vrite '0'; ignore sision Valid Indic | at POR: ('0', ' read type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read ator bit | 1', x = Unknow has been plugg into the USB re ON[JSTATE]) h ON[JSTATE]) h | n) Jed into the USE eceptacle las been stable las not been sta | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vol | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore state (U1CON[state (U1CON[Vrite '0'; ignore | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read ator bit ession Valid out | 1', x = Unknow has been plugg into the USB re CON[JSTATE]) h CON[JSTATE]) h | n) Jed into the USE eceptacle las been stable as not been sta | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vol 0 = VBUS vol | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore e State Stable I state (U1CON[state (U1CON[Vrite '0'; ignore ssion Valid Indic tage is above S | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read ator bit ession Valid of ession Valid of | 1', x = Unknow has been plugg into the USB re CON[JSTATE]) h CON[JSTATE]) h | n) Jed into the USE eceptacle las been stable as not been sta | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4 bit 3 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vol 0 = VBUS vol SESEND: B- 1 = VBUS vol | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore state (U1CON[state (U1CON[vrite '0'; ignore sion Valid Indic tage is above S tage is below S Session End In tage is below S | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read ator bit ession Valid or dicator bit ession Valid or | 1', x = Unknow has been plugg into the USB re ON[JSTATE]) h ON[JSTATE]) h to the A or B dev the A or B device | n) Jed into the USE eceptacle las been stable as not been sta | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4 bit 3 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vol 0 = VBUS vol SESEND: B- 1 = VBUS vol 0 = VBUS vol | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore e State Stable I state (U1CON[state (U1CON[Vrite '0'; ignore state (U1CON[Vrite '0'; ignore state is above S tage is above S Session End In tage is below S tage is below S | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read ator bit ession Valid or dicator bit ession Valid or ession Valid or | 1', x = Unknow has been plugg into the USB re ON[JSTATE]) h ON[JSTATE]) h to the A or B dev the A or B device | n) Jed into the USE eceptacle las been stable as not been sta | 3 receptacle for the previc | ous 1 ms |
| R = Readal <u>U</u> = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vol 0 = VBUS vol | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore state (U1CON[state (U1CON[Vrite '0'; ignore sion Valid Indic tage is above S tage is below S csession End In tage is below S tage is above S Vrite '0'; ignore | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C read ator bit ession Valid or dicator bit ession Valid or ession Valid or read | 1', x = Unknow has been plugg into the USB re ON[JSTATE]) h ON[JSTATE]) h to the A or B dev the A or B device | n) Jed into the USE eceptacle las been stable as not been sta | 3 receptacle for the previc | ous 1 ms |
| R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4 bit 3 | Reserved: V ID: ID Pin Sta 1 = No cable 0 = A type A Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vol 0 = VBUS vol | -n = Bit Value Vrite '0'; ignore ate Indicator bit is attached or a OTG cable has Vrite '0'; ignore e State Stable I state (U1CON[state (U1CON[Vrite '0'; ignore state (U1CON[Vrite '0'; ignore state is above S tage is above S Session End In tage is below S tage is below S | at POR: ('0', ' read a type B cable been plugged read ndicator bit SE0] and U1C SE0] and U1C SE0] and U1C read ator bit ession Valid or dicator bit ession Valid or ession Valid or ession Valid or ession Valid or ession Valid or | 1', x = Unknow has been plugg into the USB re CON[JSTATE]) h CON[JSTATE]) h to the A or B dev the A or B dev the B device the B device | n) Jed into the USE eceptacle las been stable as not been sta | 3 receptacle for the previc | ous 1 ms |

| REGISTER [·] | 11-4: U1OT | GCON: USB | OTG CONTR | OL REGIST | ER | | |
|-----------------------|--------------------------------|--------------------------------------|--------------------------------------|--------------|-----------------|----------------|------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | | _ | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | | — | _ | | | _ |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| bit 15 | _ | | _ | | _ | _ | bit 8 |
| | | | | | | | DILO |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| DPPULUP | DMPULUP | DPPULDWN | DMPULDWN | VBUSON | OTGEN | VBUSCHG | VBUSDIS |
| bit 7 | | | 1 1 | | | | bit 0 |
| . | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programr | nable bit | r = Reserved I | bit |
| U = Unimpler | nented bit | -n = Bit Value | at POR: ('0', '1' | , x = Unknow | n) | | |
| | | | | | | | |
| bit 31-8 | Reserved: W | rite '0'; ignore i | read | | | | |
| bit 7 | | + Pull-Up Enat | | | | | |
| | | ne pull-up resis ne pull-up resis | | | | | |
| bit 6 | |)- Pull-Up Enat | | | | | |
| | 1 = D- data lir | ne pull-up resis | tor is enabled | | | | |
| | | ne pull-up resis | | | | | |
| bit 5 | - | D+ Pull-Down | | | | | |
| | | | esistor is enable | | | | |
| bit 4 | | : D- Pull-Down | | | | | |
| | 1 = D- data lir | ne pull-down re | sistor is enabled | d | | | |
| | | - | sistor is disable | d | | | |
| bit 3 | | US Power-on b | it | | | | |
| | 1 = VBUS line 0 = VBUS line | is not powered | l | | | | |
| bit 2 | | Functionality | | | | | |
| | 1 = DPPULU | P, DMPULUP, [| OPPULDWN, ar | | | | |
| | | | OPPULDWN, ar | nd DMPULDW | N bits are unde | er USB hardwa | re control |
| bit 1 | | /BUS Charge E | | | | | |
| | | | bugh a pull-up re through a resis | | | | |
| bit 0 | | BUS Discharge | - | | | | |
| | 1 = VBUS line | is discharged t | hrough a pull-de | | | | |
| | 0 = VBUS line | is not discharg | ed through a re | sistor | | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|--|---|--|------------|---|-------------------|------------|
| — | — | — | — | — | — | — | — |
| oit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | | — | — | — |
| bit 23 | | | | | | | bit 16 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | _ | _ | _ | _ | _ | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | r-x | r-x | R/W-0 | r-x | r-x | R/W-0 | R/W-0 |
| UACTPND | — | — | USLPGRD | — | — | USUSPEND | USBPWR |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | ebit F | Program | nable bit | r = Reserved b | oit |
| | | | | Ũ | | | |
| U = Unimple | mented bit | -n = Bit Valu | e at POR: ('0', '1', | Ũ | | | |
| | | | | Ũ | | | |
| bit 31-8 | Reserved: W | rite '0'; ignore | eread | Ũ | | | |
| U = Unimple bit 31-8 bit 7 | Reserved: W UACTPND: U 1 = USB bus a | rite '0'; ignore ISB Suspend activity has be | e read Mode bit een detected; but a | x = Unknow | n) | nas not been gene | erated yet |
| bit 31-8 bit 7 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru | rite '0'; ignore ISB Suspend activity has be pt is not penc | e read Mode bit een detected; but a ling | x = Unknow | n) | nas not been gene | erated yet |
| bit 31-8 bit 7 bit 6-5 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W | rite '0'; ignore ISB Suspend activity has be pt is not penc rite '0'; ignore | e read Mode bit een detected; but a ling e read | x = Unknow | n) | nas not been gene | erated yet |
| bit 31-8 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W USLPGRD: U | rite '0'; ignore SB Suspend activity has be pt is not penc rite '0'; ignore SB Sleep En | e read Mode bit een detected; but a ling e read try Guard bit | x = Unknow | n) s pending, it l | | erated yet |
| bit 31-8 bit 7 bit 6-5 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W USLPGRD: U 1 = Sleep enti | rite '0'; ignore ISB Suspend activity has be pt is not penc rite '0'; ignore ISB Sleep En ry is blocked i | e read Mode bit een detected; but a ling e read | x = Unknow | n) s pending, it l | | erated yet |
| bit 31-8 bit 7 bit 6-5 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W USLPGRD: U 1 = Sleep enti | rite '0'; ignore ISB Suspend activity has be pt is not penc rite '0'; ignore ISB Sleep En ry is blocked i ule does not l | e read Mode bit een detected; but a ling e read try Guard bit if USB bus activity plock Sleep entry | x = Unknow | n) s pending, it l | | erated yet |
| bit 31-8 bit 7 bit 6-5 bit 4 bit 3-2 | Reserved: Wi UACTPND: U 1 = USB bus a 0 = An interru Reserved: Wi USLPGRD: U 1 = Sleep entri 0 = USB mode | rite '0'; ignore ISB Suspend activity has be pt is not penc rite '0'; ignore ISB Sleep En ry is blocked ule does not l rite '0'; ignore | e read Mode bit een detected; but a ling e read try Guard bit if USB bus activity plock Sleep entry e read | x = Unknow | n) s pending, it l | | erated yet |
| bit 31-8 bit 7 bit 6-5 bit 4 bit 3-2 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W USLPGRD: U 1 = Sleep entr 0 = USB modu Reserved: W USUSPEND: 1 = USB modu (The 48 M | rite '0'; ignore ISB Suspend activity has be pt is not penc rite '0'; ignore ISB Sleep En ry is blocked i ule does not I rite '0'; ignore USB Suspen ule is placed IHz USB cloc | e read Mode bit een detected; but a ling e read try Guard bit if USB bus activity block Sleep entry e read d Mode bit in suspend mode k will be gated off. | x = Unknow | n) s pending, it l pr if a notifica | tion is pending | |
| bit 31-8 bit 7 bit 6-5 bit 4 bit 3-2 bit 1 | Reserved: Wi UACTPND: U 1 = USB bus a 0 = An interru Reserved: Wi USLPGRD: U 1 = Sleep entri 0 = USB modi Reserved: Wi USUSPEND: 1 = USB modi (The 48 M 0 = USB modi | rite '0'; ignore ISB Suspend activity has be pt is not penc rite '0'; ignore ISB Sleep En ry is blocked i ule does not l rite '0'; ignore USB Suspen ule is placed IHz USB cloc ule operates | e read Mode bit een detected; but a ling read try Guard bit if USB bus activity block Sleep entry e read d Mode bit in suspend mode k will be gated off. normally. | x = Unknow | n) s pending, it l pr if a notifica | tion is pending | |
| bit 31-8 bit 7 bit 6-5 bit 4 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W USLPGRD: U 1 = Sleep entr 0 = USB modu Reserved: W USUSPEND: 1 = USB modu (The 48 M | rite '0'; ignore SB Suspend activity has be pt is not penc rite '0'; ignore SB Sleep En ry is blocked ule does not l rite '0'; ignore USB Suspen ule is placed IHz USB cloc ule operates SB Operation | e read Mode bit een detected; but a ling e read try Guard bit if USB bus activity block Sleep entry e read d Mode bit in suspend mode k will be gated off. normally. Enable bit | x = Unknow | n) s pending, it l pr if a notifica | tion is pending | |
| bit 31-8 bit 7 bit 6-5 bit 4 bit 3-2 bit 1 | Reserved: W UACTPND: U 1 = USB bus a 0 = An interru Reserved: W USLPGRD: U 1 = Sleep entr 0 = USB mode Reserved: W USUSPEND: 1 = USB mode (The 48 M 0 = USB mode USBPWR: US 1 = USB mode 0 = USB mode | rite '0'; ignore SB Suspend activity has be pt is not pend rite '0'; ignore SB Sleep En ry is blocked ule does not l rite '0'; ignore USB Suspen ule is placed IHz USB cloc ule operates SB Operation ule is turned o ule is disable | e read Mode bit een detected; but a ling e read try Guard bit if USB bus activity block Sleep entry e read d Mode bit in suspend mode k will be gated off. normally. Enable bit on | x = Unknow | n) s pending, it l or if a notifica | tion is pending | tate.) |

REGISTER 11-6: **U1IR: USB INTERRUPT REGISTER** r-x r-x r-x r-x r-x r-x r-x r-x bit 31 bit 24 r-x r-x r-x r-x r-x r-x r-x r-x ____ ____ ____ ____ ____ ____ bit 23 bit 16 r-x r-x r-x r-x r-x r-x r-x r-x bit 15 bit 8 R/W/K-0 R/W/K-0 R/W/K-0 R/W/K-0 R/W/K-0 R/W/K-0 R/K-0 R/W/K-0 URSTIF⁽⁵⁾ STALLIF ATTACHIF RESUMEIF **IDLEIF** TRNIF SOFIF UERRIF DETACHIF⁽⁶⁾ bit 7 bit 0 Legend: R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit K = Write '1' to clear -n = Bit Value at POR: (0, 1, x = unknown) bit 31-8 Reserved: Write '0'; ignore read STALLIF: STALL Handshake Interrupt bit bit 7 Write a '1' to this bit to clear the interrupt. 1 = In host mode a STALL handshake was received during the handshake phase of the transaction In device mode a STALL handshake was transmitted during the handshake phase of the transaction 0 = STALL handshake has not been sent bit 6 ATTACHIF: Peripheral Attach Interrupt bit⁽¹⁾ Write a '1' to this bit to clear the interrupt. 1 = Peripheral attachment was detected by the USB module 0 = Peripheral attachment was not detected bit 5 **RESUMEIF:** Resume Interrupt bit⁽²⁾ Write a '1' to this bit to clear the interrupt. 1 = K-State is observed on the D+ or D- pin for 2.5 μ s 0 = K-State is not observed bit 4 IDLEIF: Idle Detect Interrupt bit Write a '1' to this bit to clear the interrupt. 1 = Idle condition detected (constant Idle state of 3 ms or more) 0 = No Idle condition detected TRNIF: Token Processing Complete Interrupt bit⁽³⁾ bit 3 Write a '1' to this bit to clear the interrupt. 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information

0 = Processing of current token not complete

USB for

REGISTER 11-6: U1IR: USB INTERRUPT REGISTER (CONTINUED)

| bit 2 | SOFIF: SOF Token Interrupt bit |
|---------|--|
| | Write a '1' to this bit to clear the interrupt. 1 = SOF token received by the peripheral or the SOF threshold reached by the host 0 = SOF token was not received nor threshold reached |
| bit 1 | UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾ |
| | Write a '1' to this bit to clear the interrupt. 1 = Unmasked error condition has occurred 0 = Unmasked error condition has not occurred |
| bit 0 | URSTIF: USB Reset Interrupt bit (Device mode) |
| | 1 = Valid USB Reset has occurred 0 = No USB Reset has occurred |
| | DETACHIF: USB Detach Interrupt bit (Host mode) |
| | 1 = Peripheral detachment was detected by the USB module 0 = Peripheral detachment was not detected |
| Note 1: | This bit is valid only if the HOSTEN bit is set (see Register 11-11), there is no activity on the 2.5 μ s, and the current bus state is not SE0. |
| 2: | When not in Suspend mode, this interrupt should be disabled. |

- **3:** Clearing this bit will cause the STAT FIFO to advance.
- 4: Only error conditions enabled through the U1EIE register will set this bit.
- 5: Device mode.
- 6: Host mode.

| Fx Fx <t< th=""><th>r-x</th><th>r-x</th><th>r-x</th><th>r-x</th><th>r-x</th><th>r-x</th><th>r-x</th><th>r-x</th></t<> | r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|----------|---------------|------------------|-----------------|----------------|--------|--------|--------|
| FX FX <t< td=""><td></td><td></td><td></td><td>—</td><td>_</td><td>—</td><td>_</td><td>_</td></t<> | | | | — | _ | — | _ | _ |
| - - - - - - oht 23 bit 1 bit 1 - - - - rx rx rx rx rx rx rx rx - - - - - - - - - oit 15 - - - - - - - - oit 15 - | oit 31 | | | | | | | bit 24 |
| - - - - - - oht 23 bit 1 bit 1 - - - - rx rx rx rx rx rx rx rx - - - - - - - - - oit 15 - - - - - - - - oit 15 - | | | | | | | | |
| FX FX <t< td=""><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td></t<> | r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| FX FX FX FX FX FX FX FX - <t< td=""><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td></td></t<> | — | — | — | — | — | — | — | |
| - | bit 23 | | | | | | | bit 10 |
| R/W-0 R/W-0 <th< td=""><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td><td>r-x</td></th<> | r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| R/W-0 R/W-0 <th< td=""><td>_</td><td>_</td><td>—</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td></th<> | _ | _ | — | — | — | — | _ | — |
| STALLIE ATTACHIE RESUMEIE IDLEIE TRNIE SOFIE UERRIE UBRTIE ⁽²⁾ bit 7 bit bit bit bit bit Legend: R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown) r = Reserved bit u = Reserved: Write '0'; ignore read bit 7 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt disabled 0 = STALL interrupt disabled bit 6 ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt disabled 0 = ATTACH interrupt disabled bit 3 RESUME interrupt enabled 0 = RESUME interrupt disabled 0 = RESUME interrupt enabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt disabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = SOFIF: Noten Interrupt Enable bit 1 = SOFIF: Interrupt disabled 0 = SOFIF: Interrupt enabled 0 = SOFIF: Interrupt enabled 0 = SOFIF: Interrupt disabled 0 = SOFIF: Interrupt enabled | bit 15 | | | | | | | bit 8 |
| STALLIE ATTACHIE RESUMEIE IDLEIE TRNIE SOFIE UERRIE UBRTIE ⁽²⁾ bit 7 bit bit bit bit bit Legend: R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown) r = Reserved bit u = Reserved: Write '0'; ignore read bit 7 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt disabled 0 = STALL interrupt disabled bit 6 ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt disabled 0 = ATTACH interrupt disabled bit 3 RESUME interrupt enabled 0 = RESUME interrupt disabled 0 = RESUME interrupt enabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt disabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = SOFIF: Noten Interrupt Enable bit 1 = SOFIF: Interrupt disabled 0 = SOFIF: Interrupt enabled 0 = SOFIF: Interrupt enabled 0 = SOFIF: Interrupt disabled 0 = SOFIF: Interrupt enabled | D/M/ 0 | D/M/ O | DAM 0 | D/M/ O | D/M/ O | D/M/ O | D/M/ O | D/W/O |
| STALLIE ATTACHIE RESUMEIE IDLEIE TRNIE SOFIE UERRIE DETACHIE bit 7 | R/W-U | K/W-U | R/W-U | R/W-U | R/W-U | K/VV-U | R/W-U | |
| bit 7 bit Legend: R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown) bit 31-8 Reserved: Write '0'; ignore read bit 7 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt enabled 0 = STALL interrupt enabled 0 = STALL interrupt enabled bit 6 ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = RESUME Interrupt Enable bit 1 = RESUME Interrupt enabled 0 = RESUME Interrupt Enable bit 1 = IDLE interrupt disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = TRNIF: Token Processing Complete Interrupt Enable bit 1 = SOFIF: SOF Token Interrupt Enable bit 1 = SOFIF: interrupt enabled 0 = SOFIF: interrupt enabled 0 = SOFIF: interrupt enabled 0 = SOFIF: interrupt Enable bit 1 = USB Error Interrupt enabled | STALLIE | ATTACHIE | RESUMEIE | IDLEIE | TRNIE | SOFIE | UERRIE | |
| Legend: R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown) bit 31-8 Reserved: Write '0'; ignore read bit 7 STALLIE: STALL Handshake Interrupt Enable bit 1 = STALL interrupt enabled 0 = STALL interrupt enabled 0 = STALL interrupt enabled 0 = STALL interrupt enabled 0 = ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = RESUME interrupt enabled 0 = RESUME interrupt disabled 0 = RESUME interrupt enabled 0 = IDLE interrupt disabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled 0 = TRNIF interrupt enabled 0 = SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Er | hit 7 | | | | | | | |
| R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown) bit 31-8 Reserved: Write '0'; ignore read bit 4 STALL Interrupt enabled 0 = STALL interrupt disabled 0 = STALL interrupt enabled 0 = STALL interrupt enabled 0 = ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = RESUME interrupt enabled 0 = RESUME interrupt enabled 0 = RESUME interrupt disabled 0 = IDLE interrupt enabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt disabled 0 = IDLE interrupt disabled bit 3 TRNIF: interrupt enabled 0 = TRNIF interrupt disabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled 0 = SOFIF interrupt disabled <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>DIL</td> | | | | | | | | DIL |
| 0 = STALL interrupt disabled bit 6 ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt Enable bit 1 = RESUMEIE: RESUME Interrupt Enable bit 1 = RESUME interrupt enabled 0 = RESUME interrupt enabled 0 = RESUME interrupt enabled 0 = RESUME interrupt enabled 0 = RESUME interrupt Enable bit 1 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 4 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 1 = USB Error Interrupt enabled | | | - | | ble bit | | | |
| 1 = STALL interrupt enabled 0 = STALL interrupt disabled bit 6 ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt disabled bit 5 RESUMEIE: RESUME Interrupt Enable bit 1 = RESUME interrupt enabled 0 = IDLE interrupt enabled 0 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 4 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled 0 = SOFIF interrupt enabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled 1 = USB Error interrupt enabled | bit 31-8 | | - | | | | | |
| bit 6 ATTACHIE: ATTACH Interrupt Enable bit 1 = ATTACH interrupt enabled 0 = ATTACH interrupt enabled 0 = ATTACH interrupt disabled 1 = RESUMEIE: RESUME Interrupt Enable bit 1 = RESUME interrupt enabled 0 = RESUME interrupt disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt enabled 0 = IDLE interrupt enabled 0 = IDLE interrupt enabled 0 = IDLE interrupt enabled 0 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled 1 = USB Error interrupt enabled | | | | | | | | |
| 1 = ATTACH interrupt enabled 0 = ATTACH interrupt disabled bit 5 RESUMEIE: RESUME Interrupt Enable bit 1 = RESUME interrupt enabled 0 = RESUME interrupt disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled bit 4 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled 1 = USB Error interrupt enabled | | | - | t Frabla bit | | | | |
| bit 5 RESUMEIE: RESUME Interrupt Enable bit 1 = RESUME interrupt enabled 0 = RESUME interrupt disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled 0 = TRNIF interrupt enabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled 1 = SOFIF interrupt enabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled 1 = USB Error interrupt enabled | DILO | 1 = ATTACH i | interrupt enable | d | | | | |
| 0 = RESUME interrupt disabled bit 4 IDLEIE: Idle Detect Interrupt Enable bit 1 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled 1 = USB Error interrupt enabled | bit 5 | | | | | | | |
| 1 = IDLE interrupt enabled 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled | | | | | | | | |
| 0 = IDLE interrupt disabled bit 3 TRNIE: Token Processing Complete Interrupt Enable bit 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled 1 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled 1 = USB Error interrupt enabled | bit 4 | | | Enable bit | | | | |
| 1 = TRNIF interrupt enabled 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error Interrupt enabled | | | | | | | | |
| 0 = TRNIF interrupt disabled bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error Interrupt enabled 1 = USB Error Interrupt enabled | bit 3 | | | omplete Interru | upt Enable bit | | | |
| bit 2 SOFIE: SOF Token Interrupt Enable bit 1 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled | | | | | | | | |
| 1 = SOFIF interrupt enabled 0 = SOFIF interrupt disabled bit 1 UERRIE: USB Error Interrupt Enable bit 1 = USB Error interrupt enabled | bit 2 | | • | Enable bit | | | | |
| 1 = USB Error interrupt enabled | | 1 = SOFIF int | errupt enabled | | | | | |
| | hit 1 | | - | t Enable bit | | | | |
| | | •= | | | | | | |

REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER⁽¹⁾ (CONTINUED)

- **URSTIE:** USB Reset Interrupt Enable bit (Device mode)
 - 1 = URSTIF interrupt enabled
 - 0 = URSTIF interrupt disabled

DETACHIE: USB Detach Interrupt Enable bit (Host Mode)

- 1 = DATTCHIF interrupt enabled
- 0 = DATTCHIF interrupt disabled
- **Note 1:** For an interrupt to propagate to the U1IR bit USBIF(IFS1<25>), the UERRIE bit (U1IE<1>) must be set.
 - 2: Device mode.

bit 0

3: Host mode.

| REGISTER | | R: USB ERRO | | | | P 12 | P 12 |
|--------------|---------------------------------|---|------------------------------------|------------------------|------------------|-----------------------|-------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| - | _ | — | | _ | | — | - |
| bit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | _ | | — | | | |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | | — | <u> </u> | — | — | — | |
| oit 15 | | | | | | | bit |
| | | | | | | | bit |
| R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W/K-0 | R/W-0 | R/W-0 |
| | | | | | | CRC5EF ⁽⁴⁾ | |
| BTSEF | BMXEF | DMAEF | BTOEF | DFN8EF | CRC16EF | EOFEF ⁽⁵⁾ | PIDEF |
| bit 7 | | | | | | 20121 | bit |
| | | | | | | | DI |
| J = Unimplei | | K = Write '1' t | | -n = Bit value | | ', x = unknown |) |
| bit 31-8 | Reserved: W | /rite '0'; ignore | read | | | | |
| bit 7 | Write a '1' to | Stuff Error Flag I this bit to clear ejected due to b ccepted | the interrupt. | | | | |
| bit 6 | Write a '1' to | | the interrupt. | address of an | individual buffe | er pointed to by | a BDT entr |
| bit 5 | Write a '1' to | A Error Flag bit this bit to clear A error conditio error | the interrupt. | | | | |
| bit 4 | Write a '1' to 1 = Bus turna | Turnaround Tir this bit to clear around time-out urnaround time- | the interrupt. has occurred | lag bit ⁽²⁾ | | | |
| bit 3 | Write a '1' to | ta Field Size Er this bit to clear received is no | the interrupt. t an integral nu | • | | | |
| | | | integral numbe | er of bytes | | | |

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

- bit 1 **CRC5EF:** CRC5 Host Error Flag bit⁽³⁾ (Device Mode) Write a '1' to this bit to clear the interrupt.
 - 1 = Token packet rejected due to CRC5 error
 - 0 = Token packet accepted

EOFEF: EOF Error Flag bit (Host Mode)

- 1 = EOF error condition detected
- 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check failed
 - 0 = PID check passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - 2: This type of error occurs when more than 16 bit-times of Idle from the previous (End-of-Packet) EOP has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|----------------------|--|---|--|-----------------------------|---------|-----------------------|-------|
| — | — | — | — | — | — | — | _ |
| it 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | _ | | — | _ | — | |
| it 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | — |
| it 15 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | | | | CRC5EE ⁽²⁾ | |
| BTSEE | BMXEE | DMAEE | BTOEE | DFN8EE | CRC16EE | EOFEE ⁽³⁾ | PIDEE |
| it 7 | | | | • | • | | bit |
| it 7 | BTSEE: Bit S | tuff Error Interr | upt Enable bit | | | | |
| oit 31-8 | | rite '0'; ignore i tuff Error Interr | | | | | |
| | | terrupt enabled terrupt disabled | | | | | |
| it 6 | BMXEE: Bus | - | | | | | |
| | | Matrix Error in | terrupt Enable | bit | | | |
| | 1 = BMXEF ir | terrupt enable | d | bit | | | |
| it 5 | 1 = BMXEF ir 0 = BMXEF ir | | d d | bit | | | |
| it 5 | 1 = BMXEF ir 0 = BMXEF ir DMAEE: DMA 1 = DMAEF ir | nterrupt enable nterrupt disable | d d t Enable bit d | bit | | | |
| oit 5 oit 4 | 1 = BMXEF in 0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in | nterrupt enable nterrupt disable A Error Interrup nterrupt enable nterrupt disable | d d t Enable bit d | bit terrupt Enable | bit | | |
| | 1 = BMXEF ir 0 = BMXEF ir DMAEE: DMA 1 = DMAEF ir 0 = DMAEF ir BTOEE: Bus 1 = BTOEF in | nterrupt enable nterrupt disable A Error Interrup nterrupt enable nterrupt disable | d d t Enable bit d d ne-out Error In | | bit | | |
| it 4 | 1 = BMXEF in 0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus 1 = BTOEF in 0 = BTOEF in | nterrupt enable nterrupt disable A Error Interrup nterrupt enable nterrupt disable Turnaround Tir terrupt enabled | d d t Enable bit d d ne-out Error In d | terrupt Enable | bit | | |
| it 4 | 1 = BMXEF ir 0 = BMXEF ir DMAEE: DM/ 1 = DMAEF ir 0 = DMAEF ir BTOEE: Bus 1 = BTOEF in 0 = BTOEF in DFN8EE: Dat 1 = DFN8EF i | terrupt enable terrupt disable A Error Interrup terrupt enable terrupt disable Turnaround Tir terrupt enable terrupt disable | d d t Enable bit d ne-out Error In d ror Interrupt Er ed | terrupt Enable | bit | | |
| it 4 it 3 | 1 = BMXEF ir 0 = BMXEF ir DMAEE: DMA 1 = DMAEF ir 0 = DMAEF ir BTOEE: Bus 1 = BTOEF in 0 = BTOEF in DFN8EE: Dat 1 = DFN8EF i 0 = DFN8EF i | terrupt enable terrupt disable A Error Interrup terrupt enable terrupt disable Turnaround Tir terrupt enable terrupt disable a Field Size Er nterrupt enable | d d t Enable bit d d ne-out Error In d d ror Interrupt Er ed | terrupt Enable nable bit | bit | | |
| it 4 it 3 | 1 = BMXEF ir 0 = BMXEF ir DMAEE: DM/ 1 = DMAEF ir 0 = DMAEF ir BTOEE: Bus 1 = BTOEF in 0 = BTOEF in DFN8EE: Dat 1 = DFN8EF i 0 = DFN8EF i 1 = DFN8EF i 1 = CRC16EE: Cl 1 = CRC16EF | terrupt enabled terrupt disable A Error Interrup nterrupt enable terrupt disable Turnaround Tir terrupt enabled terrupt disable a Field Size Er interrupt enable interrupt disable | d d t Enable bit d ne-out Error In d ror Interrupt Enable ed nterrupt Enable | terrupt Enable nable bit | bit | | |
| it 4 it 3 it 2 | 1 = BMXEF ir 0 = BMXEF ir DMAEE: DM/ 1 = DMAEF ir 0 = DMAEF ir BTOEE: Bus 1 = BTOEF in 0 = BTOEF in 0 = BTOEF in DFN8EE: Dat 1 = DFN8EF i 0 = DFN8EF i 1 = CRC16EE: CI 1 = CRC16EF 0 = CRC16EF | terrupt enable terrupt disable A Error Interrup nterrupt enable terrupt disable Turnaround Tir terrupt enable terrupt disable a Field Size Er interrupt enable nterrupt disable RC16 Failure In interrupt enable interrupt disable | d d t Enable bit d ne-out Error In d ror Interrupt Er ed ed nterrupt Enable oled | terrupt Enable nable bit | | IE<1> must be s | set). |

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER⁽¹⁾ (CONTINUED)

- bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit (Device Mode)
 - 1 = CRC5EF interrupt enabled
 - 0 = CRC5EF interrupt disabled

EOFEE: EOF Error Interrupt Enable bit (Host Mode)

- 1 = EOF interrupt enabled
- 0 = EOF interrupt disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
 - 1 = PIDEF interrupt enabled
 - 0 = PIDEF interrupt disabled
- Note 1: For an error interrupt to propagate to USBIF(IFS1<25>), the UERRIE bit (U1IE<1> must be set).
 - 2: Device mode.
 - 3: Host mode.

REGISTER 11-10: U1STAT: USB STATUS FIFO REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|------------|--------------------------|----------------------------------|------------------|----------------|-----------|----------------|--------|
| | — | | — | | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | _ | — | | | | — | — |
| bit 23 | | | | | | | bit 16 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | | _ | _ | _ | _ | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-x | R-x | R-x | R-x | R-x | R-x | r-x | r-x |
| | ENDP | T<3:0> | | DIR | PPBI | — | |
| bit 7 | | | | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | ble bit | W = Writable b | bit | P = Programn | nable bit | r = Reserved b | oit |
| U = Unimpl | lemented bit | -n = Bit Value | at POR: ('0', '1 | l', x = Unknow | n) | | |
| | | | | | | | |
| bit 31-8 | | rite '0'; ignore r | | | | | |
| bit 7-4 | | : Encoded Num he number of th | | | | | |
| | 1111 = End 1110 = End | point 15 | <i>,</i> 1 | , | , | | |
| | | - | | | | | |
| | 0001 = End 0000 = End | | | | | | |
| bit 3 | | Direction Indica | ator bit | | | | |
| | 1 Loot trops | action was a tr | | · (TV) | | | |

1 = Last transaction was a transmit transfer (TX)
 0 = Last transaction was a receive transfer (RX)

bit 2 **PPBI:** Ping-Pong BD Pointer Indicator bit

1 = The last transaction was to the ODD BD bank

- 0 = The last transaction was to the EVEN BD bank
- bit 1-0 **Reserved:** Write '0'; ignore read
- **Note:** The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when U1IR<TRNIF> is active. Clearing the U1IR<TRNIF> bit advances the FIFO. Data in register is invalid when U1IR<TRNIF> = 0.

REGISTER 11-11: U1CON: USB MODULE CONTROL REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|---|---|--|---|-----------|--------------|----------------------|
| — | - | — | — | - | — | — | — |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | | | | _ | _ |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R-x | R-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| JSTATE | SE0 | PKTDIS ⁽⁴⁾ | USBRST | HOSTEN | RESUME | PPBRST | USBEN ⁽⁴⁾ |
| JOIAIE | SEU | TOKBUSY ⁽⁵⁾ | USDROI | HOSTEN | RESUME | PPDROI | SOFEN ⁽⁵⁾ |
| bit 7 | 1 | | | | L | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable bi | t | P = Programn | nable bit | r = Reserved | bit |
| U = Unimple | monted hit | D:/) / | | | | | |
| o op.o | emented bit | -n = Bit Value a | t POR: ('0', '1' | , x = Unknown) |) | | |
| | | | | , x = Unknown) |) | | |
| bit 31-8 | Reserved: | Write '0'; ignore re | ead | |) | | |
| bit 31-8 bit 7 | Reserved: ' JSTATE: Liv 1 = JSTATE | | ad eiver JSTATE | |) | | |
| bit 31-8 bit 7 | Reserved: ' JSTATE: Liv 1 = JSTATE 0 = No JST/ SE0: Live S 1 = Single-E | Write '0'; ignore re ve Differential Rec detected on the L | ead ceiver JSTATE JSB flag bit ed on the USE | flag bit |) | | |
| bit 31-8 | Reserved: ' JSTATE: Liv 1 = JSTATE 0 = No JST/ SE0: Live S 1 = Single-E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY: 1 = Token b | Write '0'; ignore re ve Differential Rec detected on the L ATE detected ingle-Ended Zero Ended Zero detect le-Ended Zero de acket Transfer Dis nd packet process nd packet process Token Busy Indica eing executed by | ead ceiver JSTATE JSB flag bit ed on the USE tected able bit (Devic sing disabled (sing enabled ator bit ⁽¹⁾ (Hos | flag bit 3 se mode) set upon SETU st mode) | | ed) | |
| bit 31-8 bit 7 bit 6 bit 5 | Reserved: ' JSTATE: Liv 1 = JSTATE 0 = No JST/ SE0: Live S 1 = Single-E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 0 = Token b 0 = No toke USBRST: M 1 = USB res | Write '0'; ignore re ve Differential Rec detected on the L ATE detected ingle-Ended Zero Ended Zero detect gle-Ended Zero detect gle-Ended Zero detect nd packet process nd packet process Token Busy Indica | ead ceiver JSTATE JSB flag bit ed on the USE tected able bit (Devic sing disabled (sing enabled ator bit ⁽¹⁾ (Hos the USB modu | flag bit B ee mode) set upon SETU st mode) ule | | ed) | |
| bit 31-8 bit 7 bit 6 bit 5 bit 4 | Reserved: ' JSTATE: Liv 1 = JSTATE 0 = No JST/ SE0: Live S 1 = Single-E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 0 = Token a TOKBUSY: 1 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res HOSTEN: H 1 = USB ho | Write '0'; ignore re ve Differential Rec detected on the L ATE detected ingle-Ended Zero Ended Zero detect le-Ended Zero de acket Transfer Dis nd packet process nd packet process Token Busy Indica eing executed by n being executed lodule Reset bit (H set generated | ead ceiver JSTATE JSB flag bit ed on the USE tected able bit (Device sing disabled (sing enabled ator bit ⁽¹⁾ (Hos the USB mode host mode only bit ⁽²⁾ ed | flag bit B ee mode) set upon SETU st mode) ule | | ed) | |
| bit 31-8 bit 7 bit 6 | Reserved: ' JSTATE: Liv 1 = JSTATE 0 = No JST/ SE0: Live S 1 = Single-E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 0 = Token a 0 = Token a 0 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res HOSTEN: H 1 = USB ho 0 = USB ho 0 = USB ho | Write '0'; ignore re ve Differential Rec detected on the L ATE detected ingle-Ended Zero Ended Zero detect le-Ended Zero de acket Transfer Dis nd packet process nd packet process Token Busy Indica eing executed by n being executed fodule Reset bit (H set generated set terminated fost Mode Enable st capability enabl | ead ceiver JSTATE JSB flag bit ed on the USE tected able bit (Device sing disabled (sing enabled ator bit ⁽¹⁾ (Hos the USB modu Host mode only bit ⁽²⁾ led led g Enable bit ⁽³⁾ | flag bit 3 se mode) set upon SETU st mode) ule y) | | ed) | |

REGISTER 11-11: U1CON: USB MODULE CONTROL REGISTER (CONTINUED)

- **USBEN:** USB Module Enable bit (Device mode)
 - 1 = USB module and supporting circuitry enabled
 - 0 = USB module and supporting circuitry disabled
 - SOFEN: SOF Enable bit (Host mode)
 - 1 = SOF token sent every 1 ms
 - 0 = SOF token disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register, see Register 11-15.
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - **3:** Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.

bit 0

5: Host mode.

| REGISTER 1 | 11-12: U1A | DDR: USB AD | DRESS REC | SISTER | | | |
|--------------|----------------|------------------------------------|--------------------------|----------------------|-------|----------------|----------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | _ | — | |
| bit 31 | | · | | · | | · · | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | _ | _ | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | _ | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | D 444 o | D 444 0 | DAMA | D 444 o | | D M M A | D 444 o |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| LSPDEN | | | | DEVADDR<6:0> | > | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable I | oit | P = Programmable bit | | r = Reserved b | bit |
| U = Unimplen | nented bit | -n = Bit Value | at POR: ('0', ' <i>'</i> | 1', x = Unknowr | ı) | | |
| | | | | | | | |
| bit 31-8 | | Nrite '0'; ignore r | | | | | |
| bit 7 | | ow-Speed Enable en command to l | | t Low Speed | | | |

0 = Next token command to be executed at Full Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

© 2008 Microchip Technology Inc.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|------------|----------------|-----------------|-----------------|-----------|-----------------|--------|
| | — | — | — | — | — | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | _ | — | — | | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | _ | _ | — | _ | | | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | FRM | _<7:0> | | | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programm | nable bit | r = Reserved bi | t |
| U = Unimplen | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknowi | n) | | |

bit 31-8 Reserved: Write '0'; ignore read

bit 7-0 FRML<7:0>: The 11-bit Frame Number Lower bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

| r-x — | r-x — | r-x — | r-x | r-x | r-x | r-x |
|----------|----------------|--|--|---|---|---|
| _ | — | — | | | | |
| | | | — | — | — | — |
| | | | | | | bit 24 |
| | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — |
| | | | | | | bit 16 |
| | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — |
| | | | | | | bit 8 |
| r-x | r-x | r-x | r-x | R-0 | R-0 | R-0 |
| _ | _ | _ | — | | FRMH<2:0> | |
| | | | | | | bit (|
| | | | | | | |
| | W = Writable b | oit | P = Programm | able bit | r = Reserved b | it |
| d bit | | | - | | | |
| | | — — r-x r-x − − r-x r-x − − W = Writable b | − − r-x r-x − − r-x r-x − − W = Writable bit | - - - - $r-x$ $r-x$ $r-x$ $r-x$ - - - - r-x $r-x$ $r-x$ $r-x$ - - - - W = Writable bit P = Programm | - - - - $r-x$ $r-x$ $r-x$ $r-x$ - - - - r-x $r-x$ $r-x$ $R-0$ - - - - W = Writable bit P = Programmable bit | - - |

bit 31-3 **Reserved:** Write '0'; ignore read

bit 2-0 **FRMH<2:0>:** The Upper 3 Bits of the Frame Numbers

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

REGISTER 11-15: U1TOK: USB HOST CONTROL REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---------|-------|----------------|---------------|-----------------|-----------|--------------|--------|
| — | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | - | _ | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | PID | <3:0> | | | EP | <3:0> | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| - | | W = Writable | bit | P = Programn | nable bit | r = Reserved | bit |
| | | -n = Bit Value | at POR: ('0', | '1', x = Unknow | n) | | |

bit 7-4 **PID<3:0>:** Token Type Indicator bits⁽¹⁾

0001 = OUT (TX) token type transaction

1001 = IN (RX) token type transaction

1101 = SETUP (TX) token type transaction

bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits The four-bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|-------------|-------------------|---------------|-----------------|-----------|-----------------|--------|
| — | — | — | _ | — | | — | — |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | _ | — | | — | | — | |
| bit 23 | • | · | • | | | · · | bit 16 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | - | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x |
| | | | CN | T<7:0> | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programn | nable bit | r = Reserved bi | t |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | n) | | |
| | | | | | | | |
| bit 31-8 | | Vrite '0'; ignore | | | | | |
| bit 7-0 | CNT<7:0>: S | SOF Threshold \ | Value bits | | | | |

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

0100 1010 = 64-byte packet

0010 1010 = 32-byte packet 0001 1010 = 16-byte packet

0001 0010 = 8-byte packet

REGISTER 11-17: U1BDTP1: USB BDT REGISTER

| r-x | r-x | P 1/ | | | | |
|-----------|----------------|------------------|---|--|--|---|
| | I-A | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — |
| | | | | | | bit 24 |
| | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | | | _ | _ | — | — |
| | | | | | | bit 16 |
| | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | _ | — | — | — | — |
| | | | | | | bit 8 |
| | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x |
| | E | BDTPTRL<6:0 | > | | | — |
| | | | | | | bit 0 |
| | | | | | | |
| | | | | | | |
| bit | W = Writable | bit | P = Programm | nable bit | r = Reserved bit | |
| ented bit | -n = Bit Value | at POR: ('0', '1 | 1', x = Unknowi | n) | | |
| | | | — — — r-x r-x r-x — — — R/W-0 R/W-0 R/W-0 BDTPTRL<6:0 | - - - r-x r-x r-x - - - R/W-0 R/W-0 R/W-0 BDTPTRL<6:0> | - - - - - - r-x r-x r-x r-x r-x - - - - - R/W-0 R/W-0 R/W-0 R/W-0 BDTPTRL<6:0> - bit W = Writable bit P = Programmable bit | - - |

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7-1 BDTPTRL<6:0>: BDT Base Address bits This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the BDT's starting location in the system memory. The 32-bit BDT base address is 512-byte aligned.

bit 0 **Reserved:** Write '0'; ignore read

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|------------|----------------|-----------------|-------------------|-----------|------------------|--------|
| — | — | — | — | — | — | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | _ | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | _ | — | — |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 1,110 | | 1011 0 | | RH<7:0> | 1411 0 | | 1411 0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programm | nable bit | r = Reserved bit | |
| U = Unimplen | nented bit | -n = Bit Value | at POR: ('0', ' | '1', x = Unknown) | | | |

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7-0 BDTPTRH<7:30>: BDT Base Address bits

This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the BDT's starting location in the system memory.

The 32-bit BDT base address is 512-byte aligned.

© 2008 Microchip Technology Inc.

REGISTER 11-19: U1BDTP3: USB BDT PAGE 3 REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|----------------|---|--|---|---|--|
| — | — | — | — | — | — | — |
| | | | | | | bit 24 |
| | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | _ | _ | _ | | — |
| | | | | | | bit 16 |
| | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | _ | — | — | | — |
| | | | | | | bit 8 |
| | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | BDTPT | RU<7:0> | | | |
| | | | | | | bit 0 |
| | | | | | | |
| | | | | | | |
| e bit | W = Writable I | bit | P = Programm | nable bit | r = Reserved | bit |
| U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | |
| | r-x | - - r-x r-x - - r-x r-x R/W-0 R/W-0 | - - r-x r-x - - r-x r-x r-x r-x R/W-0 R/W-0 BDTPT e bit W = Writable bit | - - - r-x r-x r-x - - r-x r-x r-x r-x | - - - - r-x r-x r-x r-x - - - - r-x r-x r-x r-x r-x r-x r-x r-x R/W-0 R/W-0 R/W-0 R/W-0 BDTPTRU<7:0> P = Programmable bit | - - - - - - $r-x$ $r-x$ $r-x$ $r-x$ $r-x$ $r-x$ - - - - - - $r-x$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ BDTPTRU<7:0> R $r = Reserved$ $r = Reserved$ |

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7-0 BDTPTRU<7:0>: BDT Base Address bits

This 8-bit value provides address bits 31 through 24 of the BDT base address, which defines the BDT's starting location in the system memory.

The 32-bit BDT base address is 512-byte aligned.

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|--|--|--|---|---|----------------|-------|
| | — | — | — | — | — | — | _ |
| it 31 | | | | | | | bit 2 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | | _ | _ | _ | | | _ |
| oit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | I-X | I-A | 1-A | | I-X | | I-A |
| pit 15 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x |
| UTEYE | UOEMON | USBFRZ | USBSIDL | | | _ | |
| bit 7 | OCEMON | 00DI IIZ | OODOIDE | | | | bit |
| | | | | | | | |
| agand. | | | | | | | |
| - | le hit | W – Writable | bit | P - Programm | aable bit | r – Peserved | bit |
| R = Readab | | W = Writable | | P = Programm | | r = Reserved | bit |
| R = Readab | | | | P = Programm ', x = Unknowr | | r = Reserved I | bit |
| L egend: R = Readab J = Unimple pit 31-8 | emented bit | | at POR: ('0', '1 | - | | r = Reserved l | bit |
| R = Readab J = Unimple | Reserved: W UTEYE: USB 1 = Eye-Patte | -n = Bit Value | at POR: ('0', '1 read est Enable bit d | - | | r = Reserved I | bit |
| R = Readab U = Unimple pit 31-8 | Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US | -n = Bit Value (rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor active; it indica | at POR: ('0', '1 read est Enable bit d d Enable bit | - | n) | | bit |
| R = Readab J = Unimple bit 31-8 bit 7 | Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signal 0 = OE signal USBFRZ: Fre 1 = When em | -n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor active; it indica inactive geze in DEBUG ulator is in DEB | at POR: ('0', '1 read est Enable bit d Enable bit ates intervals d Mode bit BUG mode, mo | ', x = Unknowr | n) e D+/D- lines ar peration | | bit |
| R = Readab J = Unimple bit 31-8 bit 7 bit 6 | Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signal 0 = OE signal USBFRZ: Fre 1 = When em 0 = When em | -n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable rm Test disable SB OE Monitor active; it indica inactive weze in DEBUG ulator is in DEE ulator is in DEE | at POR: ('0', '1 read est Enable bit d Enable bit ates intervals d Mode bit BUG mode, mo BUG mode, mo | ', x = Unknowr uring which the dule freezes op | n) e D+/D- lines ar peration operation | e driving | |
| R = Readab J = Unimple hit 31-8 hit 7 hit 6 | Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signal 0 = OE signal USBFRZ: Fre 1 = When em 0 = When em Note: USBF USBSIDL: Str 1 = Discontine | -n = Bit Value rite '0'; ignore i Eye-Pattern Te rn Test enable rn Test disable SB OE Monitor active; it indica inactive weze in DEBUG ulator is in DEB ulator is in DEB ulator is in DEB active; it indicator inactive | at POR: ('0', '1 read est Enable bit d Enable bit ates intervals d Mode bit BUG mode, mo BUG mode, mo in Debug Exce de bit ration when de | ', x = Unknown uring which the dule freezes op dule continues ption mode onl vice enters IDL | n) e D+/D- lines ar operation operation ly, it is forced to | e driving | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
|---|--|---|--|--|---|----------|--------|--|--|
| _ | _ | — | _ | — | — | _ | _ | | |
| bit 31 | • | | | | | | bit 24 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — | — | — | — | — | — | — | | |
| bit 23 | | | | | | | bit 16 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — | — | — | — | — | — | — | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| LSPD | RETRYDIS | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | _ | 1.12 | | |
| R = Readabl | | W = Writable bitP = Programmable bitr = Reserved bit-n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | | |
| U = Unimple | emented bit | -n = Bit Value | e at POR: ('0', '1 | x = Unknow | n) | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | Reserved: W | - | | | | | | | |
| bit 31-8 bit 7 | LSPD: Low-S | peed Direct C | onnection Enab | • | de and U1EP0 |) only) | | | |
| | LSPD: Low-S 1 = Direct con | peed Direct C | onnection Enab | e enabled | | • * | | | |
| | LSPD: Low-S 1 = Direct con 0 = Direct con | peed Direct C nnection to a lo nnection to a lo | onnection Enab ow-speed device ow-speed device | e enabled e disabled; hub | required with | • * | | | |
| bit 7 | LSPD: Low-S 1 = Direct con 0 = Direct con | peed Direct C nection to a lo nection to a lo Retry Disable b | onnection Enab ow-speed device ow-speed device oit (Host mode a | e enabled e disabled; hub | required with | • * | | | |
| bit 7 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NAP | peed Direct C nection to a lo nection to a lo Retry Disable b K'd transactior | onnection Enab ow-speed device ow-speed device oit (Host mode a | e enabled e disabled; hub ind U1EP0 only | required with y) | • * | | | |
| bit 7 bit 6 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NAP | peed Direct C nection to a lo nection to a lo Retry Disable b K'd transaction K'd transaction | onnection Enab ow-speed device ow-speed device oit (Host mode a os disabled os enabled; retry | e enabled e disabled; hub ind U1EP0 only | required with y) | • * | | | |
| bit 7 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction ('d transaction rite '0'; ignore Bidirectional E | onnection Enab ow-speed device ow-speed device oit (Host mode a ns disabled ns enabled; retry read ndpoint Control | e enabled disabled; hub and U1EP0 only done in hardw | required with y) | • * | | | |
| bit 7 bit 6 bit 5 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE | onnection Enab ow-speed device ow-speed device oit (Host mode a s disabled as enabled; retry read ndpoint Control N = 1: | e enabled disabled; hub and U1EP0 only done in hardw bit | vequired with y) vare | PRE_PID | | | |
| bit 7 bit 6 bit 5 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 1 = Disab | peed Direct C nection to a lo nection to a lo Retry Disable k ('d transaction ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ole Endpoint n | onnection Enab ow-speed device ow-speed device oit (Host mode a as disabled as enabled; retry read ndpoint Control N = 1: from Control tra | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 1 = Disab | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n | onnection Enab ow-speed device ow-speed device oit (Host mode a as disabled as enabled; retry read ndpoint Control N = 1: from Control tra for Control (SET | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 = Disat 0 = Enab | peed Direct C nection to a lo nection to a lo Retry Disable k ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n is bit is ignored | onnection Enab ow-speed device ow-speed device oit (Host mode a ns disabled ns enabled; retry read ndpoint Control N = 1: from Control tra for Control (SET d. | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 1 = Disat 0 = Enab Otherwise, thi | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n is bit is ignored dpoint Receive n receive enab | onnection Enab ow-speed device ow-speed device out (Host mode a as disabled as enabled; retry read ndpoint Control N = 1: from Control tra for Control (SET d. e Enable bit oled | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 | LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 1 = Disat 0 = Enab Otherwise, thi EPRXEN: End 1 = Endpoint | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE Die Endpoint n le Endpoint n le Endpoint n s bit is ignored dpoint Receive n receive enab | onnection Enab ow-speed device ow-speed device out (Host mode a ns disabled ns enabled; retry read ndpoint Control N = 1: from Control tra for Control (SET d. e Enable bit oled bled | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 | LSPD: Low-S 1 = Direct com 0 = Direct com RETRYDIS: F 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: F If EPTXEN = 1 1 = Disat 0 = Enab Otherwise, thi EPRXEN: End 1 = Endpoint f | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n le Endpoint n is bit is ignored dpoint Receive n receive enab n receive disa dpoint Transm n transmit ena | onnection Enab ow-speed device ow-speed device out (Host mode a as disabled as enabled; retry read ndpoint Control N = 1: from Control (SET d. e Enable bit bled bled bled bled bled | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 | LSPD: Low-S 1 = Direct com 0 = Direct com RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R If EPTXEN = 1 1 = Disab 0 = Enab Otherwise, thi EPRXEN: End 1 = Endpoint n 1 = Endpoint n 1 = Endpoint n | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n le Endpoint n ls bit is ignored dpoint Receive n receive enab n receive disa dpoint Transm n transmit ena n transmit disa | onnection Enab ow-speed device ow-speed device ow-speed device out (Host mode a as disabled as enabled; retry read ndpoint Control N = 1: from Control (SET d. e Enable bit bled bled it Enable bit bled abled | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 | LSPD: Low-S 1 = Direct com 0 = Direct com RETRYDIS: F 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: F I = Disat 0 = Enab Otherwise, thi EPRXEN: End 1 = Endpoint f 0 = Endpoint f 0 = Endpoint f 1 = Endpoint f | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n le Endpoint n le Endpoint n le Endpoint Receive n receive enab n receive disa dpoint Transm n transmit ena n transmit disa n dpoint Stall Si n was stalled | onnection Enab ow-speed device ow-speed device ow-speed device out (Host mode a ns disabled as enabled; retry read ndpoint Control N = 1: from Control (SET d. e Enable bit bled bled it Enable bit bled abled tatus bit | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 | LSPD: Low-S 1 = Direct com 0 = Direct com RETRYDIS: F 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: F I = Disab 0 = Enab Otherwise, thi EPRXEN: End 1 = Endpoint f 0 = Endpoint f 0 = Endpoint f | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n le Endpoint n le Endpoint n le Endpoint Receive n receive enab n receive disa dpoint Transm n transmit ena n transmit disa n dpoint Stall Si n was stalled | onnection Enab ow-speed device ow-speed device ow-speed device out (Host mode a ns disabled as enabled; retry read ndpoint Control N = 1: from Control (SET d. e Enable bit bled bled it Enable bit bled abled tatus bit | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |
| bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 | LSPD: Low-S 1 = Direct com 0 = Direct com RETRYDIS: R 1 = Retry NAH 0 = Retry NAH Reserved: W EPCONDIS: R I = Disat 0 = Enab Otherwise, thi EPRXEN: End 1 = Endpoint n 0 = Endpoint n 0 = Endpoint n 1 = Endpoint n 0 = Endpoint n 1 = Endpoint n 0 = Endpoint n 1 = Endpoi | peed Direct C nection to a lo nection to a lo Retry Disable b ('d transaction ('d transaction rite '0'; ignore Bidirectional E 1 and EPRXE ble Endpoint n le Endpoint n le Endpoint n is bit is ignored dpoint Receive n receive enab n receive disa dpoint Transmit n transmit disa n transmit disa n was stalled n was not stall dpoint Handsh | onnection Enab ow-speed device ow-speed device ow-speed device out (Host mode a as disabled as enabled; retry read ndpoint Control N = 1: from Control (SET d. e Enable bit bled bled it Enable bit bled abled tatus bit | e enabled disabled; hub and U1EP0 only done in hardw bit ansfers; only T2 | vequired with y) vare X and RX trans | PRE_PID | owed | | |

| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 |
|--------------|------------|----------------|-----------------|----------------|--------|--------------|--------|
| | | | — | — | — | USBIE | FCEIE |
| bit 31 | | · | • | · | | | bit 24 |
| | | | | | | | |
| r | r | r | r | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | _ | _ | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| bit 7 | | | | | | | bit (|
| Logondi | | | | | | | |
| Legend: | 1.14 | | | | | | , |
| R = Readable | | W = Writable | | P = Programn | | r = Reserved | Dit |
| U = Unimplen | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | n) | | |

bit 25 USBIE: USB Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 24-0 **Reserved:** Write '0'; ignore read

Note 1: Register is cleared on all forms of Reset. Shaded bit names in this Interrupt register control other PIC32MX3XX/4XX peripherals and are not related to USB.

11.2 Operation

This section contains a brief overview of USB operation, followed by PIC32MX USB module implementation specifics, and module initialization requirements.

| Note: | A good understanding of USB can be |
|-------|---|
| | gained from documents that are available |
| | on the USB implementers web site. In par- |
| | ticular, refer to the "Universal Serial Bus |
| | Specification, Revision 2.0" |
| | (http://www.usb.org/developers/docs/). |

11.3 USB 2.0 Operation Overview

USB is an asynchronous serial interface with a tiered star configuration. USB is implemented as a master/slave configuration. On a given bus, there can be multiple (up to 127) slaves (devices), but there is only one master (host).

There are three possible module modes of operation: Host, Device, and OTG Dual Role.

11.4 Modes of Operation

The following USB implementation modes are described in this overview:

- · Host mode
 - USB Standard Host mode the USB implementation that is typically used for a personal computer
 - Embedded Host mode the USB implementation that is typically used for a microcontroller
- Device mode the USB implementation that is typically used for a peripheral such as a thumbdrive, keyboard, or mouse
- OTG Dual Role mode the USB implementation in which an application may dynamically switch its role as either host or device

11.4.1 HOST MODE

The host is the master in a USB system and is responsible for identifying all devices connected to it (enumeration), initiating all transfers, allocating bus bandwidth and supplying power to any bus-powered USB devices connected directly to it.

11.4.1.1 USB Standard Host

In USB Standard Host mode, the following features and requirements are relevant:

- Large variety of devices are supported
- · Supports all USB transfer types
- USB hubs are supported (allows connection of multiple devices simultaneously)
- Device drivers can be updated to support new devices
- Type 'A' receptacle is used for each port
- Each port must be able to deliver a minimum of 100 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device
- Full-speed and low-speed protocols must be supported (high-speed can be supported).

| Note: | This | mode | is | not | supported | by | the |
|-------|------|---------|-------|-----|-----------|----|-----|
| | PIC3 | 2MX far | nily. | | | | |

11.4.1.2 Embedded Host

In Embedded Host mode, the following features and requirements are relevant:

- Only supports a specific list of devices, referred to as a Targeted Peripheral List (TPL)
- Only required to support those transfer types that are required by devices in the TPL
- USB hub support is optional
- Device drivers are not required to be updateable
- Type 'A' receptacle is used for each port
- Only those speeds required by devices in the TLP must be supported
- Each port must be able to deliver a minimum of 100 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device

11.4.2 DEVICE MODE

USB devices accept commands and data from the host and respond to requests for data. USB devices perform peripheral functions, e.g., a mouse or other I/O, or data storage.

The following characteristics generally describe a USB device:

- · Functionality may be class- or vendor-specific
- Draws 100 mA or less from the bus before configuration
- Can draw up to 500 mA from the bus after successful negotiation with the host
- Can support low-speed, full-speed, or high-speed protocol (high-speed support requires implementation of full-speed protocol to enumerate)
- Supports control and data transfers as required for implementation

- Optionally supports Session Request Protocol (SRP)
- Can be bus-powered or self-powered

11.4.3 OTG DUAL ROLE

The OTG dual role device supports both USB host and device functionality. OTG dual role devices use a micro-AB receptacle. This allows a micro-A or a micro-B plug to be attached. Both the micro-A and micro-B plugs have an additional pin, the ID pin, to signify which plug type was connected. The plug type connected to the receptacle, micro-A or micro-B, determines the default role of the OTG device, host or device. An OTG device will perform the role of a host when a micro-A plug is detected. When a micro-B plug is detected, the role of a USB device is performed.

When an OTG device is directly connected to another OTG device using an OTG cable (micro-A to micro-B), Host Negotiation Protocol (HNP) can be used to swap the roles of host and USB device between the two without disconnecting and reconnecting the cable. To differentiate between the two OTG devices, the term "Adevice" refers to the device connected to the micro-A plug and "B-device" refers to the device connected to the micro-B plug.

11.4.3.1 A-Device, the Default Host

In OTG dual role, operating as a host, the following features and requirements describe an A-device:

- Supports the devices on the TPL (class support is not allowed)
- Required to support those transaction types that are required by devices in the TPL
- · USB hub support is optional
- Device drivers are not required to be updateable
- · A single micro-AB receptacle is used
- Full-speed protocol must be supported (highspeed and/or low-speed protocol can be supported)
- USB port must be able to deliver a minimum of 8 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device
- Supports HNP; the host can switch roles to become a device
- Supports at least one form of SRP
- A-device supplies VBUS power when the bus is powered, even if the roles are swapped using HNP

11.4.3.2 B-Device, the Default Device

In OTG dual role, operating as a USB device, the following features and requirements describe a B-Device:

- · Class- or vendor-specific functionality
- Draws 8 mA or less before configuration
- Is typically self-powered, due to low-current

requirements, but can draw up to 500 mA after successful negotiation with the host

- A single micro-AB receptacle is used
- Must support full-speed protocol (support of lowspeed and/or high-speed protocol is optional
- Supports control transfers, and supports data transfers as they are required for implementation
- Supports both forms of SRP VBUS pulsing and data-line pulsing
- Supports HNP

B-device does not supply VBUS power, even if the roles are swapped using HNP.

| Note: | Dual role devices that do not support full |
|-------|--|
| | OTG functionality are possible using mul- |
| | tiple USB receptacles. However, there |
| | may be special requirements if those |
| | devices are to be made USB compliant. |
| | Refer to the USB implementer's forum for |
| | the most current details. |

•

11.4.4 PHYSICAL BUS INTERFACE

11.4.4.1 Bus Speed Selection

The USB specification defines full-speed operation as 12 Mb/s and low speed operation as 1.5 Mb/s. A data line pull-up resistor is used to identify a device as full speed or low speed. For full-speed operation, the D+ line is pulled up; for low-speed operation, the D- line is pulled up.

11.4.4.2 VBUS Control

VBUS is the 5V USB power supplied by the host or a hub to operate bus-powered devices. The need for VBUS control depends on the role of the application. If VBUS power must be enabled and disabled, the control must be managed by firmware.

The following list details the VBUS requirements:

- Standard host typically supplies power to the bus at all times.
- Host may switch off VBUS to conserve power
- USB device never powers the bus VBUS pulsing may be supported as part of the SRP.
- OTG A-device supplies power to the bus, and typically turns off VBUS to conserve power.
- OTG B-device can pulse VBUS for SRP.

Note: Refer to the specific device data sheet for VBUS electrical parameters.

11.5 PIC32MX Implementation Specifics

This section details how the USB specification requirements are implemented in the PIC32MX USB module.

11.5.1 BUS SPEED

The PIC32MX USB module supports the following speeds:

- Full-speed operation as a host and a device
- · Low-speed operation as a host

11.5.2 ENDPOINTS AND DESCRIPTORS

All USB endpoints are implemented as buffers in RAM. The CPU and USB module have access to the buffers. To arbitrate access to these buffers between the USB module and CPU, a semaphore flag system is used. Each endpoint can be configured for TX and/or RX, and each has an ODD and an EVEN buffer.

Use of the Buffer Descriptor Table (BDT) allows the buffers to be located anywhere in RAM, and provides status flags and control bits. The BDT contains the address of each endpoint data buffer, as well as information about each buffer (see Figure 11-2, Figure 11-3 and Figure 11-4). Each BDT entry is called a Buffer Descriptor (BD) and is 8 bytes long. All endpoints, ranging from endpoint 0 to the highest endpoint in use, must have four descriptor entries. Even if all of the buffers for an endpoint are not used, four descriptors entries are required for each endpoint.

The USB module calculates a buffer's location in RAM using the BDT. The base of the BDT is held in registers U1BDTP1 through U1BDTP3. The address of the desired buffer is found by using the endpoint number, the type (RX/TX) and the ODD/EVEN bit to index into the BDT. The address held by this entry is the address of the desired data buffer. Refer to **Section 11.4.3.1** "**A-Device, the Default Host**".

Note: The contents of the U1BDTP1-U1BDTP3 registers provide the upper 23 bits of the 32-bit address; therefore, the BTD must be aligned to a 512-byte boundary (see Figure 11-2). This address must be the physical (not virtual) memory address.

Each of the 16 endpoints owns two descriptor pairs: two for packets to transmit, and two for packets received. Each pair manages two buffers, an EVEN and an ODD, requiring a maximum of 64 descriptors (16 * 2 * 2).

Having EVEN and ODD buffers for each direction allows the CPU to access data in one buffer while the USB module transfers data to or from the other buffer. The USB module alternates between buffers, clearing the UOWN bit in the buffer descriptor automatically when the transaction for that buffer is complete (see **Section 11.4.3 "OTG Dual Role**"). The use of alternating buffers maximizes data throughput by allowing CPU data access in parallel with data transfer. This technique is referred to as ping-pong buffering. Figure 11-2 illustrates how the endpoints are mapped in the BDT.

11.5.2.1 Endpoint Control

Each endpoint is controlled by an Endpoint Control register, U1EPn, that configures the transfer direction, the handshake, and the stalling properties of the endpoint. The Endpoint Control register also allows support of control transfers.

11.5.2.2 Host Endpoints

| Note: | In Host mode, Endpoint 0 has additional |
|-------|---|
| | bits for auto-retry and hub support. |

The host performs all transactions through a single endpoint (Endpoint 0). All other endpoints should be disabled and other endpoint buffers are not be used.

11.5.2.3 Device Endpoints

Endpoint 0 must be implemented for a USB device to be enumerated and controlled. Devices typically implement additional endpoints to transfer data.

11.5.3 BUFFER MANAGEMENT

The buffers are shared between the PIC32MX and the USB module, and are implemented in system memory. So, a simple semaphore mechanism is used to distinguish current ownership of the BD, and associated buffers, in memory. This semaphore mechanism is implemented by the UOWN bit in each BD.

The USB module clears the UOWN bit automatically when the transaction for that buffer is complete. When the UOWN bit is clear, the descriptor is owned by the PIC32MX – which may modify the descriptor and buffer as necessary.

Software must configure the BDT entry for the next transaction, then set the UOWN bit to return control to the USB module.

A BD is only valid if the corresponding endpoint has been enabled in the U1EPn register. The BDT is implemented in data memory, and the BDs are not modified when the USB module is reset. Initialize the BDs prior to enabling them through the U1EPn. At a minimum, the UOWN bits must be cleared prior to being enabled.

In Host mode, BDT initialization is required before the U1TOK register is written, triggering a transfer.

FIGURE 11-2: BDT ADDRESS GENERATION

| BDTBA<22:0> | ENDPOINT<3:0> | DIR | PPBI | FSOTG |
|-------------|---------------|-----|------|-------|
| 31:9 | 8:5 | 4 | 3 | 2:0 |

bit 31:9 BDTBA<22:0>: BDT Base Address bits

The 23-bit value is made up of the contents of the U1BDTP3, U1BDTP2, and U1BDTP1 registers.

bit 8:5 ENDPOINT<3:0>: Transfer Endpoint Number bits 0000 = Endpoint 0 0001 = Endpoint 1 1110 = Endpoint 14 1111 = Endpoint 15 bit 4 DIR: Transfer Direction bit

1 = Transmit: SETUP/OUT for host, IN for function0 = Receive: IN for host, SETUP/OUT for function

- bit 3 **PPBI:** Ping-Pong Pointer bit
 - 1 = ODD buffer

0 = EVEN buffer

bit 2:0 Manipulated by the USB module

11.5.3.1 Buffer Descriptor Format

The buffer descriptor is used in the following formats:

- Control
- Status.

Buffer descriptor control format, in which software writes the descriptor and hands it to hardware, is shown in Figure 11-3.

Buffer descriptor status format, in which hardware writes the descriptor and hands it back to software, is shown in Figure 11-4.

FIGURE 11-3: USB BUFFER DESCRIPTOR FORMAT: SOFTWARE \rightarrow HARDWARE

Address Offset +0

| 31 | | | 26 | 25 | | | | | | | 16 | 15 | | | | | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|---|--|----|----|----|----|----|-----|------|-----|----|----|--|---|---|--|---|------|---------|------|------|-----|--------|---|---|
| | _ | | | | BY | ΤE | CO | UNT | Г<9: | :0> | | | | - | _ | | | NMON | DATA0/1 | KEEP | NINC | DTS | BSTALL | _ | _ |

Address Offset +4

| 31 | | | | | | | | | | | | | | | | | | | 0 |
|----|--|--|--|--|--|----|-----|------|-----|-----|----|------|-----|--|--|--|--|--|---|
| | | | | | | ΒU | IFF | ER / | ٩DE | DRE | SS | <31: | :0> | | | | | | |

Address Offset +0

bit 25-16 BYTE_COUNT<9:0>: Byte Count bits

Byte count represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer.

bit 7 UOWN: USB Own bit

- 1 = USB module owns the BD and its corresponding buffer
- CPU must not modify the BD or the buffer.
- 0 = CPU owns the BD and its corresponding buffer
 - USB module ignores all other fields in the BD.

USBFRZ is writable in Debug Exception mode only, it is forced to '0' in normal mode.

Note: This bit can be programmed by either the CPU or the USB module, and it must be initialized by the user to the desired value prior to enabling the USB module.

bit 6 DATA0/1: Data Toggle Packet bit

- 1 = Transmit a Data 1 packet or Check received PID = DATA1, if DTS = 1
- 0 = Transmit a Data 0 packet or Check received PID = DATA1, if DTS = 1

bit 5 KEEP: BD Keep Enable bit

- 1 = USB will keep the BD indefinitely once UOWN is set
 - U1STAT FIFO will not be updated and TRNIF bit will not be set at the end of each transaction.
- 0 = USB will hand back the BD once a token has been processed
- bit 4 NINC: DMA Address Increment Disable bit
 - 1 = DMA address increment disabled
 - 0 = DMA address increment enabled
- bit 3 DTS: Data Toggle Synchronization Enable bit
 - 1 = Data Toggle Synchronization is enabled data packets with incorrect sync value will be ignored
 - 0 = No Data Toggle Synchronization is performed
 - Note: Expected value of DATA PID (DATA0/DATA1) specified in the DATA0/1 field.

bit 2 BSTALL: Buffer Stall Enable bit

- 1 = Buffer STALL enabled
 - STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged).
 - Corresponding EPSTALL bit will get set on any STALL handshake.
- 0 = Buffer STALL disabled

Address Offset +4

bit 31-0 BUFFER_ADDRESS: Buffer Address bits⁽³⁾

Starting point address of the endpoint packet data buffer.

Note: The individual buffer addresses in the BDT must be physical memory addresses.

FIGURE 11-4: USB BUFFER DESCRIPTOR FORMAT: HARDWARE \rightarrow SOFTWARE

Address Offset +0

| 31 | | | 26 | 25 | | | | | | | 16 | 15 | | | | | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|---|--|----|----|----|----|----|-----|------|-----|----|----|--|---|---|--|---|------|---------|---|------|------|---|---|---|
| | _ | | | | BY | ΤE | CO | UNT | Г<9: | :0> | | | | - | - | | | NMON | DATA0/1 | F | 'ID< | :3:0 | > | - | - |

Address Offset +4

| 31 | | | | | | | | | | | | | | | | | | | 0 |
|----|--|--|--|--|--|----|-----|------|-----|-----|-----|------|-----|--|--|--|--|--|---|
| | | | | | | ΒU | IFF | ER / | ADE | DRE | SS< | <31: | :0> | | | | | | |

Address Offset +0

bit 25-16 BYTE_COUNT<9:0>: Byte Count bits

Byte count reflects the actual number of bytes received or transmitted.

- bit 7 UOWN: USB Own bit
 - 1 = USB module owns the BD and its corresponding buffer
 - CPU must not modify the BD or the buffer.
 - 0 = CPU owns the BD and its corresponding buffer
 - **Note:** This bit can be programmed by either the CPU or the USB module, and it must be initialized by the user to the desired value prior to enabling the USB module.

bit 6 DATA0/1: Data Toggle Packet bit

- 1 = Data 1 packet received
- 0 =Data 0 packet received

Note: This bit is unchanged on an outgoing packet.

bit 5-2 **PID<3:0>:** Packet Identifier bits

The current token PID when a transfer completes.

The values written back are the token PID values from the USB specification: 0x1 for an OUT token, 0x9 for an IN token or 0xd for a SETUP token.

In Host mode, this field is used to report the last returned PID or a transfer status indication.

The possible values returned are: 0x3 DATA0, 0xb DATA1, 0x2 ACK, 0xe STALL, 0xa NAK, 0x0 Bus Time-out, 0xf Data Error.

Address Offset +4

bit 31-0 **BUFFER_ADDRESS:** Buffer Address bits Starting point address of the endpoint packet data buffer.





11.5.4 BUFFER DESCRIPTOR CONFIGURATION

The UOWN, DTSEN and BSTALL bits in each BDT entry control the data transfer for the associated buffer and endpoint.

Setting the DTSEN bit enables the USB module to perform data toggle synchronization. When DTS is enabled: if a packet arrives with an incorrect DTS, it will be ignored, the buffer remains unchanged, and the packet will be NAK'd (Negatively Acknowledged).

Setting the BSTALL bit causes the USB to issue a STALL handshake if a token is received by the SIE that would use the BD in this location – the corresponding EPSTALL bit is set and a STALLIF interrupt is generated. When the BSTALL bit is set, the BD is not consumed by the USB module (the UOWN bit remains set and the rest of the BD values are unchanged). If a SETUP token is sent to the stalled endpoint, the module automatically clears the corresponding BSTALL bit.

The byte count represents the total number of bytes that are transmitted or received. Valid byte counts range from 0 to 1023. For all endpoint transfers, the byte count is updated by the USB module, with the actual number of bytes transmitted or received, after the transfer is completed. If the number of bytes received exceeds the corresponding byte count value written by the firmware, the overflow bit is set and the data is truncated to fit the size of the buffer (as given in the BTD).

11.6 Hardware Interface

11.6.1 POWER SUPPLY REQUIREMENTS

Power supply requirements for USB implementation vary with the type of application, and are outlined below.

• Device:

Operation as a device requires a power supply for the PIC32MX and the USB transceiver, see Figure 11-6 for an overview of USB implementation as a device.

• Embedded Host:

Operation as a host requires a power supply for the PIC32MX, the USB transceiver, and a 5V nominal supply for the USB VBUS. The power supply must be able to deliver 100 mA, or up to 500 mA, depending on the requirements of the devices in the TPL. The application dictates whether the VBUS power supply can be disabled or disconnected from the bus by the PIC32MX application. Figure 11-7 presents an overview of USB implementation as a host.

OTG Dual Role:

Operation as an OTG dual role requires a power supply for the PIC32MX, the USB transceiver, and a switchable 5V nominal supply for the USB VBUS. An overview of USB implementation as OTG is presented in Figure 11-8.

When acting as an A-device, power must be supplied to VBUS. The power supply must be able to deliver 8 mA, 100 mA, or up to 500 mA, depending on the requirements of the devices in the TPL.

When acting as a B-device, power must not be supplied to VBUS. VBUS pulsing can be performed by the USB module or by a capable power supply.

11.6.2 VBUS REGULATOR INTERFACE

The VBUSON output can be used to control an off-chip 5V VBUS regulator. The VBUSON pin is controlled by the VBUSON bit (U1OTGCON<3>). VBUSON appears in Figure 11-7 and Figure 11-8.


© 2008 Microchip Technology Inc.







11.7 Module Initialization

This section describes the steps that must be taken to properly initialize the OTG USB module.

11.7.1 ENABLING THE USB HARDWARE

In order to use the USB peripheral, software must set the USBPWR bit (U1PWRC<0>) to '1'. This may be done in start-up boot sequence.

USBPWR is used to initiate the following actions:

- Start the USB clock
- Allow the USB interrupt to be activated
- · Select USB as the owner of the necessary IO pins
- Enable the USB transceiver
- Enable the USB comparators

The USB module and internal registers are reset when USBPWR is cleared. Consequently, the appropriate initialization process must be performed whenever the USB module is enabled, as described in the following subsections. Otherwise, any configuration packet sent to the USB module will be stalled, by hardware, until the reset is complete.

11.7.2 INITIALIZING THE BDT

All descriptors for a given endpoint and direction must be initialized prior to enabling the endpoint (for that direction). After a Reset, all endpoints are disabled and start with the EVEN buffer for transmit and receive directions.

Transmit descriptors must be written with the UOWN bit cleared to '0' (owned by software). All other transmit descriptor setup may be performed anytime prior to setting the UOWN bit to '1'.

Receive descriptors must be fully initialized to receive data. This means that memory must be reserved for received packet data. The pointer to that memory (physical address), and the size reserved in bytes, must be written to the descriptor. The receive descriptor UOWN bit should be initialized to '1' (owned by hardware). The DTS and STALL bits should also be configured appropriately.

If a transaction is received and the descriptor's UOWN bit is '0' (owned by software), the USB module returns a NAK handshake to the host. Usually, this causes the host to retry the transaction.

11.7.3 USB ENABLE/MODE BITS

USB mode of operation is controlled by the following enable bits: OTGEN (U1OTGCON<2>), HOSTEN (U1CON<3>), and USBEN/SOFEN (U1CON<0>).

• OTGEN:

OTGEN selects whether the PIC32MX is to act as an OTG part (OTGEN = 1) or not. OTG devices support SRP and HNP in hardware with Firmware management and have direct control over the data-line pull-up and pull-down resistors.

• HOSTEN:

HOSTEN controls whether the part is acting in the role of USB Host (HOSTEN = 1) or USB Device (HOSTEN = 0). Note that this role may change dynamically in an OTG application.

• USBEN/SOFEN:

USBEN controls the connection to USB when the USB module is not configured as a host.

If the USB module is configured as a host, SOFEN controls whether the host is active on the USB link and sends SOF tokens every 1 ms.

Note: The other USB module control registers should be properly initialized before enabling USB via these bits.

11.8 Device Operation

All communication on the USB is initiated by the host. Therefore, in Device mode, when USB is enabled USBEN = 1 (U1CON<0>), Endpoint 0 must be ready to receive control transfers. Initialization of the remaining endpoints, descriptors, and buffers can be delayed until the host selects a configuration for the device. Refer to Chapter 9 of the "Universal Serial Bus Specification, Revision 2.0" for more information on this subject.

The following steps are performed to respond to a USB transaction:

- 1. Software pre-initializes the appropriate BDs, and sets the UOWN bits to '1' to be ready for a transaction.
- Hardware receives a TOKEN PID (IN, OUT, SETUP) from the USB host, and checks the appropriate BD.
- 3. If the transaction will be transmitted (IN), the module reads packet data from data memory.
- 4. Hardware receives a DATA PID (DATA0/1), and sends or receives the packet data.
- 5. If a transaction is received (SETUP, OUT), the module writes packet data to data memory.

- The module issues, or waits for, a handshake PID (ACK, NAK, STALL), unless the endpoint is setup as an isochronous endpoint (EPHSHK bit UEPMx<0> is cleared).
- 7. The module updates the BD, and writes the UOWN bit to '0' (SW owned).
- 8. The module updates the U1STAT register, and sets the TRNIF interrupt.
- 9. Software reads the U1STAT register, and determines the endpoint and direction for the transaction.
- 10. Software reads the appropriate BD, completes all necessary processing, and clears the TRNIF interrupt.
- Note: For transmitted (IN) transactions (host reading data from the device), the read data must be ready when the Host begins USB signaling. Otherwise, the USB module will send a NAK handshake if UOWN is '0'.

11.8.1 RECEIVING AN IN TOKEN IN DEVICE MODE

Perform the following steps to receive an IN token in Device mode:

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Populate the data buffer with the data to send to the host.
- 3. In the appropriate (EVEN or ODD) transmit buffer descriptor for the desired endpoint:
 - a) Set up the control bit field (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address bit field (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit field to '1'.
- 4. When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the Status bit field (BDnSTAT), clears the UOWN bit and sets the transfer complete interrupt (U1IR<TRNIF>).

11.8.2 RECEIVING AN OUT TOKEN IN DEVICE MODE

Perform the following steps to receive an OUT token in Device mode:

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (EVEN or ODD) transmit buffer descriptor for the desired endpoint:
 - a) Set up the Status bit field (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address bit field (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the Status bit field to '1'.
- 4. When the USB module receives an OUT token, it will automatically receive the data the host sent into the buffer. Upon completion, the module updates the Status bit field (BDnSTAT), clears the UOWN bit and sets the transfer complete interrupt (U1IR<TRNIF>).

11.9 Host Mode Operation

In Host mode, only Endpoint 0 is used (all other endpoints should be disabled). Since the host initiates all transfers, the BD does not require immediate initialization. However, the BDs must be configured before a transfer is initiated – which is done by writing to the U1TOK register.

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for initiating the setup, data, and status stages of all control transfers. The acknowledge (ACK or NAK) is generated automatically by the hardware, based on the CRC. Host software is also responsible for scheduling packets so that they do not violate USB protocol. All transfers are performed using the Endpoint 0 Control register (U1EP0) and BDs.

11.10 Configuring the SOF Threshold

The module counts down the number of bits that could be transmitted within the current USB full-speed frame. Since 12,000 bits can be transmitted during the 1 ms frame time, a counter, not visible to software, is loaded with the value '12,000' at the start of each frame. The counter decrements once for each bit time in the frame. When the counter reaches zero the next frame's SOF packet is transmitted, see Figure 11-9.

The SOF threshold register (U1SOF) is used to ensure that no new tokens are started too close to the end of a frame. This prevents a conflict with the next frame's SOF packet. When the counter reaches the threshold value of the U1SOF register (the value in the U1SOF register is in terms of bytes), no new tokens are started until after the SOF has been transmitted. Thus, the USB module attempts to ensure that the USB link is idle when the SOF token needs to be transmitted.

This implies that the value programmed into the U1SOF register must reserve enough time to insure the completion of the worst-case transaction. Typically, the worst-case transaction is an IN token followed by a maximum-sized data packet from the target, followed by the response from the host. If the host is targeting a low-speed device that is bridging through a full-speed hub, the transaction will also include the special PRE token packets.

FIGURE 11-9: ALLOCATION OF BITS FOR A FULL-SPEED FRAME



Table 11-4 and Table 11-5 show examples of calculating worst-case bit times.

- **Note 1:** While the U1SOF register value is described in terms of bytes, these examples show the result in terms of bits.
 - 2: In the second table, the IN, DATA, and HANDSHAKE packets are transmitted at low speed (8 times slower than full speed).
 - 3: These calculations do not take the possibility that the packet data needs to be bit-stuffed for NRZI encoding into account.

| TABLE 11-4: EXAMPLE OF SOF THRESHOLD CALCULATION: FULL SP |
|---|
|---|

| Packet | Fields | Bits |
|---------------------------|---|------|
| IN | SYNC, PID, ADDR, ENDP, CRC5, EOP | 35 |
| Turnaround ⁽¹⁾ | | 8 |
| DATA | SYNC, PID, DATA ⁽²⁾ , CRC16, EOP | 547 |
| Turnaround | | 2 |
| HANDSHAKE | SYNC, PID, EOP | 19 |
| Inter-packet | | 2 |
| Total | | 613 |

Note 1: Inter-packet delay of 2. An additional 5.5 bit times of latency is added to represent a worst-case propagation delay through 5 hubs.

2: Using 64-bytes maximum packet size for this example calculation.

| Packet | Fields | Bits | FS Bits |
|---------------------------|---|------|---------|
| PRE | SYNC, PID | 16 | 16 |
| Hub setup | | 4 | 4 |
| IN | SYNC, PID, ADDR, ENDP, CRC5, EOP | 35 | 280 |
| Turnaround ⁽¹⁾ | | 8 | 8 |
| DATA | SYNC, PID, DATA ⁽²⁾ , CRC16, EOP | 99 | 792 |
| Turnaround | | 2 | 2 |
| PRE | SYNC, PID | 16 | 16 |
| HANDSHAKE | SYNC, PID, EOP | 19 | 152 |
| Inter-packet | | 2 | 2 |
| Total | · | · | 1272 |

TABLE 11-5: EXAMPLE OF SOF THRESHOLD CALCULATION: LOW SPEED VIA HUB

Note 1: Inter-packet delay of 2. An additional 5.5 bit times of latency is added to represent a worst-case propagation delay through 5 hubs.

2: Packets limited to 8-bytes maximum in Low-Speed mode.

| Note: | Refer to Section 5.11.3 "Calculating Bus | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|
| | Transaction Times" in the USB 2.0 spec- | | | | | | | | | |
| | ification for details on calculating bus | | | | | | | | | |
| | transaction time. | | | | | | | | | |

11.11 Enabling Host Mode and Discovering a Connected Device

To enable Host mode, perform the following steps:

- Enable Host mode (U1CON<HOSTEN> = 1). This enables the D+ and D- pull-down resistors, and disables the D+ and D- pull-up resistors. To reduce noise on the bus, disable the SOF packet generation by writing the SOF Enable bit to '0' (U1CON<SOFEN> = 0).
- 2. Enable the device attach interrupt (U1IE<ATTACHIE> = 1).
- Wait for the device attach interrupt (U1IR<ATTACHIF>).
 This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to JSTATE). After it occurs, wait for the device power to stabilize (10 ms is minimum, 100 ms is recommended).
- Check the state of the JSTATE and SE0 bits in the control register U1CON.
 If U1CON<JSTATE> is '0', the connecting device is low speed; otherwise, the device is full speed.
- If the connecting device is low speed, set the low-speed enable bit in the address register (U1ADDR<LSPDEN>= 1), and the low-speed bit in the Endpoint 0 Control register (U1EP0<LSPD> = 1). But, if the device is full speed, clear these bits.
- Reset the USB device by sending the Reset signaling for at least 50 ms (U1CON<USBRST> = 1). After 50 ms, terminate the Reset (U1CON<USBRST> = 0).
- Enable SOF packet generation to keep the connected device from going into suspend (U1CON<SOFEN> = 1).
- 8. Wait 10 ms for the device to recover from Reset.
- 9. Perform enumeration as described in Chapter 9 of the USB 2.0 specification.

11.11.1 HOST TRANSACTIONS

When acting as a host, a transaction consists of the following:

- Software configures the appropriate BD (Endpoint n, DIR, PPBI), and sets the UOWN bit to '1' (HW owned).
- Software checks the state of TOKBUSY (U1CON<5>) to verify that any previous transaction has completed.
- 3. Software writes the address of the target device in the U1ADDR register.
- 4. Software writes the endpoint number and the desired TOKEN PID (IN, OUT, or SETUP) to the U1TOK register.

- 5. Hardware reads the BD to determine the appropriate action, and to obtain the pointer to data memory.
- 6. Hardware issues the correct TOKEN PID (IN, OUT, SETUP) on the USB link.
- If the transaction is a transmit transaction (OUT, SETUP), the USB module reads the packet data out of data memory. Then the module follows with the desired DATA PID (DATA0/DATA1) and packet data.
- 8. If the transaction is a receive transaction (IN), the USB module waits to receive the DATA PID and packet data. Hardware writes the packet data to memory.
- Hardware issues or waits for a Handshake PID (ACK, NAK, or STALL), unless the endpoint is set up as an isochronous endpoint (EPHSHK bit U1EPx<0> is cleared).
- 10. Hardware updates the BD, and writes the UOWN bit to '0' (SW owned).
- 11. Hardware updates the U1STAT register, and sets the TRNIF (U1IR<3>) interrupt.
- 12. Hardware reads the next BD (EVEN or ODD) to see whether it is owned by the USB module. If it is, hardware begins the next transaction.
- 13. Software should read the U1STAT register, and then clear the TRNIF interrupt.

If Software does not set the UOWN bit to '1' in the appropriate BD prior to writing the U1TOK register, the module will read the descriptor and do nothing.

11.12 Completing a Control Transaction to a Connected Device

Complete all of the following steps to discover a connected device:

- 1. Set up the Endpoint Control register for bidirectional control transfers, U1EP0<4:0> = 0x0D.
- 2. Place an 8-byte of the device setup packet in the appropriate memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
- Initialize the current (EVEN or ODD) TX EP0 BD to transfer the 8 byte device framework command (for example, a GET DEVICE DESCRIP-TOR command).
 - a) Set the BD status (BD0STAT) to 0x8008 UOWN bit set, byte count of 8.
 - b) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command, if it is not already initialized.
- 4. Set the USB address of the target device in the address register U1ADDR<6:0>. After a USB bus Reset, the device USB address will be zero. After enumeration, it must be set to another value, between 1 and 127, by the host software.
- 5. Write the token register with a SETUP command to Endpoint 0, the target device's default control pipe (U1TOK = 0xD0). This will initiate a SETUP token on the bus followed by a data packet. The device handshake will be returned in the PID field of BD0STAT after the packets complete. When the module updates BD0STAT, a transfer done interrupt will be asserted (U1IR<TRNIF>). This completes the setup stage of the setup transfer as described in Chapter 9 of the USB specification.
- 6. To initiate the data stage of the setup transaction (for example, get the data for the GET DEVICE DESCRIPTOR command), set up a buffer in memory to store the received data.
- Initialize the current (EVEN or ODD) RX or TX (RX for IN, TX for OUT) EP0 BD to transfer the data.
 - a) Set the BD status (BD0STAT) UOWN bit to '1', data toggle (DTS) to DATA1 and byte count to the length of the data buffer.
 - b) Set the BD data buffer address (BD0ADR) to the starting address of the data buffer if it is not already initialized.

- 8. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe) for example, an IN token for a GET DEVICE DESCRIPTOR command (U1TOK = 0x90). This will initiate an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a transfer done interrupt will be asserted (U1IR<TRNIF>). For control transfers with a single packet data phase, this completes the data phase of the setup transaction. If more data needs to be transferred, return to step 8.
- 9. To initiate the status stage of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 10. Initialize the current (EVEN or ODD) TX EP0 BD to transfer the status data.
 - a) Set the BD status (BD0STAT) to 0x8000 UOWN bit to '1', data toggle (DTS) to DATA0 and byte count to '0'.
 - b) Set the BDT buffer address field to the start address of the data buffer.
- 11. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe) for example, an OUT token for a GET DEVICE DESCRIPTOR command (U1TOK = 0x10). This will initiate a token on the bus, followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the hand-shake from the device, and a transfer done interrupt will be asserted (U1IR<TRNIF>). This completes the status phase of the setup transaction.

Note: Some devices can only effectively respond to one transaction per frame.

11.13 Data Transfer with a Target Device

Complete all of the following steps to discover and configure a connected device.

 Write the EP0 Control register (U1EP0) to enable transmit and receive transfers as appropriate with handshaking enabled (unless isochronous transfers are to be used). If the target device is a low-speed device, also set the Low-Speed Enable bit (U1EP0<LSPD>). If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit (U1EP0<RETRY-DIS>).

Note: Use of automatic indefinite retries can lead to a deadlock condition if the device never responds.

- Set up the current buffer descriptor (EVEN or ODD) in the appropriate direction to transfer the desired number of bytes.
- 3. Set the address of the target device in the address register (U1ADDR<6:0>).
- 4. Write the Token register (U1TOK) with an IN or OUT token as appropriate for the desired endpoint. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 5. Wait for the transfer done interrupt (U1IR<TRNIF>). This will indicate that the BD has been released back to the microprocessor and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR (0xf)) will be returned in the BD PID field. If a stall interrupt occurs, then the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 μs), then the target has detached (U1IR<DETACHIF>).
- Once the transfer done interrupt (U1IR<TRNIF>) occurs, the BD can be examined and the next data packet queued by returning to step 2.

Note: USB speed, transceiver and pull-ups should only be configured during the module set-up phase. It is not recommended to change these settings while the module is enabled.

11.13.1 USB LINK STATES

Three possible link states are described in the following subsections:

- Reset
- Idle and Suspend
- Resume Signalling

11.13.1.1 Reset

As a host, software is required to drive Reset signaling. It may do this by setting USBRST (U1CON<4>). As per the USB specification, the host must drive the Reset for at least 50 ms. (This does not have to be continuous Reset signaling. Refer to the USB 2.0 specification for more information.) Following Reset, the host must not initiate any downstream traffic for another 10 ms.

As a device, the USB module will assert the URSTIF (U1IR<0>) interrupt when it has detected Reset signaling for 2.5 μ s. Software must perform any Reset initialization processing at this time. This includes setting the address register to 0x00 and enabling Endpoint 0. The URSTIF interrupt will not be set again until the Reset signaling has gone away and then has been detected again for 2.5 μ s.

11.13.1.2 Idle and Suspend

The Idle state of the USB is a constant J state. When the USB has been Idle for 3 ms, a device should go into suspend state. During active operation, the USB host will send a SOF token every 1 ms, preventing a device from going into suspend state.

Once the USB link is in the suspend state, a USB host or device must drive resume signaling prior to initiating any bus activity. (The USB link may also be disconnected.)

As a USB host, software should consider the link in suspend state as soon as software clears the SOFEN (U1CON<0>).

As a USB device, hardware will set the IDLEIF (U1IR<4>) interrupt when it detects a constant Idle on the bus for 3 ms. Software should consider the link in suspend state when the IDLEIF interrupt is set.

Once a suspend condition has been detected, the software may wish to place the USB hardware in a Suspend mode by setting USUSPEND (U1PWRC<1>). The hardware Suspend mode gates the USB module's 48 MHz clock and places the USB transceiver in a Low-Power mode.

Additionally, the user may put the PIC32MX into Sleep mode while the link is suspended.

11.13.1.3 Driving Resume Signaling

If software wants to wake the USB from suspend state, it may do so by setting RESUME (U1CON<2>). This will cause the hardware to generate the proper resume signaling (including finishing with a low-speed EOP if a host).

A USB device should not drive resume signaling unless the Idle state has persisted for at least 5 ms. The USB host also must have enabled the function for remote wake-up. Software must set RESUME for 1-15 ms if a USB device, or >20 ms if a USB host, then clear it to enable remote wake-up. For more information on RESUME signaling, see Section 7.1.7.7, 11.9 and 11.4.4 in the USB 2.0 specification.

Writing RESUME will automatically clear the special hardware suspend (low-power) state.

If the part is acting as a USB host, software should, at minimum, set the SOFEN (U1CON<0>) after driving its resume signaling. Otherwise, the USB link would return right back to the suspend state. Also, software must not initiate any downstream traffic for 10 ms following the end of resume signaling.

11.13.1.4 Receiving Resume Signaling

When the USB logic detects resume signaling on the USB bus for 2.5 μ s, hardware will set the RESUMEIF (U1IR<5>) interrupt.

A device receiving resume signaling must prepare itself to receive normal USB activity. A host receiving resume signaling must immediately start driving resume signaling of its own. The special hardware suspend (lowpower) state is automatically cleared upon receiving any activity on the USB link.

Reception of any activity on the USB link (this may be due to resume signaling or a link disconnect) while the PIC32MX is in Sleep mode will cause the ACTVIF (U10TGIR<4>) interrupt to be set. This will cause wake-up from Sleep.

11.13.1.5 SRP Support

SRP support is not required by non-OTG applications. SRP may only be initiated at full speed. Refer to the On-The-Go Supplement specification for more information regarding SRP.

An OTG A-device or embedded host may decide to power-down the VBUS supply when it is not using the USB link. Software may do this by clearing VBUSON (U10TGCON<3>). When the VBUS supply is powered down, the A-device is said to have ended a USB session.

| Note: | When the A-device powers down the VBUS |
|-------|---|
| | supply, the B-device must disconnect its |
| | pull-up resistor unless signalling a desire |
| | to become host during HNP negotiation. |
| | Refer to Section 11.13.1.6 "HNP". |

An OTG A-device or embedded host may repower the VBUS supply at any time to initiate a new session. An OTG B-device may also request that the OTG A-device repower the VBUS supply to initiate a new session. This is the purpose of the SRP.

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check that:

- 1. VBUS supply is below the session end voltage.
- 2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of condition 1 by the SES-ENDIF (U10TGIR<2>) interrupt.

Software can use the LSTATEIF (U1OTGIR<5>) bit and the 1 ms timer to identify condition 2.

The B-device may aid in achieving condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

The B-device then proceeds by pulsing the D+ data line. Software should do this by setting DPPULUP (U10TGCON<7>). The data line should be held high for 5-10 ms.

After these initial conditions are met, the B-device may begin requesting the new session. It begins by pulsing the VBUS supply. Software should do this by setting VBUSCHG (U10TGCON<1>).

When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by setting VBUSON (U1OTGCON<3>).

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. Afterwards, if the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U1OTGIR<3>) interrupt), it must reconnect to the USB link by pulling up D+. The A-device must complete the SRP by enabling VBUS and driving reset signalling.

11.13.1.6 HNP

An OTG application with a micro-AB receptacle must support HNP. HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable HNP in the B-device. HNP may only be initiated at full-speed. Refer to the On-The-Go supplement for more information regarding HNP.

After being enabled for HNP by the A-device, the B-device can request to become the host any time that the USB link is in suspend state by simply indicating a disconnect. Software may accomplish this by clearing the DPPULUP bit (U10TGCON<7>).

When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as host. The A-device does this by signaling connect as a full-speed device. Software may accomplish this by disabling host operation, HOSTEN = 0 (U1CON<3>), and connecting as a device (DPPULUP = 1). If the A-device instead responds with resume signaling, the A-device will remain as host.

When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

When the B-device has finished in its role as host, it stops all bus activity and turns on its D+ pull-up resistor by disabling host operations (HOSTEN = 0) and reconnecting as a device (DPPULUP = 1).

Then the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. Alternatively the A-device may also power-down the VBUS supply to end the session.

When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

11.13.2 CLOCK REQUIREMENTS

For proper USB operation, the USB module must be clocked with a 48 MHz clock. This clock source is used to generate the timing for USB transfers; it is the clock source for the SIE. The control registers are clocked at the same speed as the CPU (refer to Figure 11-1).

The USB module clock is derived from the Primary Oscillator (POSC) for USB operation. A USB PLL and input prescalers are provided to allow 48 MHz clock generation from a wide variety of input frequencies. The USB PLL allows the CPU and the USB module to operate at different frequencies while both use the POSC as a clock source. To prevent buffer overruns and timing issues, the CPU core must be clocked at a minimum of 16 MHz.

The USB module can also use the on-board Fast RC oscillator (FRC) as a clock source. When using this clock source, the USB module will not meet the USB timing requirements. The FRC clock source is intended to allow the USB module to detect a USB wake-up and report it to the interrupt controller when operating in low-power modes. The USB module must be running from the Primary oscillator before beginning USB transmissions.

11.14 Interrupts

The USB module uses interrupts to signal USB events such as a change in status, data received and buffer empty events, to the CPU. Software must be able to respond to these interrupts in a timely manner.

11.15 Interrupt Control

Each interrupt source in the USB module has an interrupt flag bit and a corresponding enable bit. In addition, the UERRIF bit (U1IR<1>) is a logical OR of all the enabled error flags and is read-only. The UERRIF bit can be used to poll the USB module for events while in an Interrupt Service Routine (ISR).

11.16 USB Module Interrupt Request Generation

The USB module can generate interrupt requests from a variety of events. To interface these interrupts to the CPU, the USB interrupts are combined such that any enabled USB interrupt will cause a generic USB interrupt (if the USB interrupt is enabled) to the interrupt controller, see Figure 11-11. The USB ISR must then determine which USB event(s) caused the CPU interrupt and service them appropriately. There are two layers of interrupt registers in the USB module. The top level of bits consists of overall USB status interrupts in the U1OTGIR and U1IR registers. The U1OTGIR and U1IR bits are individually enabled through the corresponding bits in the U1OTGIE and U1IE registers. In addition, the USB Error Condition bit (UERRIF) passes through any interrupt conditions in the U1EIR register enabled via the U1EIE register bits.

11.17 Interrupt Timing

Interrupts for transfers are generated at the end of the transfer. Figure 11-10 shows some typical event sequences that can generate a USB interrupt and when that interrupt is generated. There is no mechanism by which software can manually set an interrupt bit.

The values in the Interrupt Enable registers (U1IE, U1EIE, U1OTGIE) only affect the propagation of an interrupt condition to the CPU's interrupt controller. Even though an interrupt is not enabled, interrupt flag bits can still be polled and serviced.

11.18 Interrupt Servicing

Once an interrupt bit has been set by the USB module (in U1IR, U1EIR or U1OTGIR), it must be cleared by software by writing a '1' to the appropriate bit position to clear the interrupt. The USB Interrupt, USBIF (IFS1<25>), must be cleared before the end of the ISR.





FIGURE 11-11: USB INTERRUPT LOGIC



11.19 I/O Pins

Table 11-6 summarizes the use of pins relating to the USB module.

| Mode | Pin Name | Module Control | Controlling Bit Field ⁽¹⁾ | Required TRIS Bit Setting | Pin Type | Description |
|------------------|----------|-------------------|---|---------------------------------|--------------|---|
| Embedded Host | D+ | USBEN | — | _ | U | Data line + |
| | D- | USBEN | _ | — | U | Data line - |
| | VBUS | USBEN | _ | — | Р | Input for USB power, connects to OTG comparators |
| | VBUSON | USBEN | VBUSON | — | D, O | Output to control supply for VBUS ⁽²⁾ |
| | VUSB | _ | — | _ | Р | Power in for USB transceiver |
| | ID | USBEN | _ | — | R | Reserved |
| Device | D+ | USBEN | — | — | U | Data line + |
| | D- | USBEN | _ | — | U | Data line - |
| | VBUS | USBEN | — | — | Р | Input for USB power, connects to OTG comparators |
| | VBUSON | — | — | — | R | Reserved ⁽²⁾ |
| | VUSB | — | _ | — | Р | Power in for USB transceiver |
| | ID | — | _ | — | R | Reserved |
| OTG | D+ | USBEN | — | — | U | Data line + |
| | D- | USBEN | — | — | U | Data line - |
| | VBUS | USBEN | VBUSCHG, VBUSDIS | — | A, I/O, P | Analog input for USB power, connects to OTG comparators |
| | VBUSON | USBEN | VBUSCHG, VBUSDIS VBUSON | _ | D, O | Output to control supply for VBUS ⁽²⁾ |
| | VUSB | — | — | — | Р | Power in for USB transceiver |
| | ID | USBEN | — | — | D, I | OTG mode host/device select input |
| USB Disabled | D+ | USBEN | — | 1 | D, I | General purpose digital input |
| | D- | USBEN | — | 1 | D, I | General purpose digital input |
| | VBUS | USBEN | — | — | R | Reserved |
| | VBUSON | USBEN | — | 0 | D, O | General purpose digital input |
| | VBUSON | USBEN | — | 1 | D, I | General purpose digital output |
| | Vusb | USBEN | — | — | R | Reserved |
| | ID | USBEN | _ | 1 | D, I | General purpose digital input |
| Legend: | | I = Input | O = Output | A = Analog | | D = Digital |
| | | U = USB | P = Power | R = Reserve | ed | |

TABLE 11-6: PINS ASSOCIATED WITH THE USB MODULE

Note 1: All pins are subject to the device pin priority control. See the specific device data sheet for further information.

2: When USB is enabled, this pin is controlled by the USB module and therefore is not available as a comparator input.

| Mode | Pin Name | Module Control | Controlling Bit Field ⁽¹⁾ | Required TRIS Bit Setting | Pin Type | Description | | |
|---------|----------|-------------------|---|---------------------------------|-------------|--------------------------------|--|-------------|
| | ID | USBEN | — | 0 | D, O | General purpose digital output | | |
| Legend: | | I = Input | O = Output | A = Analog | | A = Analog D = Digital | | D = Digital |
| | | U = USB | P = Power | R = Reserve | ed | | | |

| TABLE 11-6: | PINS ASSOCIATED WITH THE USB MODULE (CONTINUED) |
|-------------|---|
|-------------|---|

Note 1: All pins are subject to the device pin priority control. See the specific device data sheet for further information.

2: When USB is enabled, this pin is controlled by the USB module and therefore is not available as a comparator input.

NOTES:

12.0 I/O PORTS

| Note: | This data sheet summarizes the features of | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | | | |
| | detailed description of this peripheral. | | | | | | | | | |

The general purpose I/O pins can be considered the simplest of peripherals. They allow the PIC[®] MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Following are some of the key features of this module:

- Individual output pin open-drain enable/disable
- · Individual input pin weak pull-up enable/disable
- Monitor selective inputs and generate interrupt when change in pin state is detected
- Operation during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 12-1 shows a block diagram of a typical I/O port, whereas Figure 12-2 shows a block diagram of a typical multiplexed I/O port.







12.1 Port Registers

| Virtual Address | Name | 1 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------|-------|--|--|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_6000 | TRISA | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | — | _ | — | — | — | — | — | — |
| | | 15:8 | TRISA15 | TRISA14 | — | — | — | TRISA10 | TRISA9 | — |
| | | 7:0 | | | | TRISA | A<7:0> | | | |
| BF88_6004 | TRISACLR | 31:0 | Write clears selected bits in TRISA, read yields undefined value | | | | | | | |
| BF88_6008 | TRISASET | 31:0 | | Write s | ets selected | bits in TRIS | SA, read yiel | ds undefine | d value | |
| BF88_600C | TRISAINV | 31:0 | | Write inv | verts selecte | ed bits in TR | ISA, read yie | elds undefin | ed value | |
| BF88_6010 | PORTA | 31:24 | _ | - | — | — | — | — | — | — |
| | | 23:16 | — | _ | — | — | — | — | — | — |
| | | 15:8 | RA15 | RA14 | — | — | — | RA10 | RA9 | _ |
| | | 7:0 | RA<7:0> | | | | | | | |
| BF88_6014 | PORTACLR | 31:0 | | Write clears selected bits in PORTA, read yields undefined value | | | | | | |
| BF88_6018 | PORTASET | 31:0 | | Write sets selected bits in PORTA, read yields undefined value | | | | | | |
| BF88_601C | PORTAINV | 31:0 | | Write inv | erts selecte | d bits in PO | RTA, read yi | elds undefin | ed value | |
| BF88_6020 | LATA | 31:24 | | | _ | _ | — | _ | _ | _ |
| | | 23:16 | | | | - | — | | | |
| | | 15:8 | LATA15 | LATA14 | — | — | — | LATA10 | LATA9 | — |
| | | 7:0 | | | | LATA | <7:0> | | | |
| BF88_6024 | LATACLR | 31:0 | | Write c | lears selecte | ed bits in LA | TA, read yie | lds undefine | d value | |
| BF88_6028 | LATASET | 31:0 | | Write | sets selected | d bits in LAT | A, read yield | ds undefined | l value | |
| BF88_602C | LATAINV | 31:0 | | Write in | verts selecte | ed bits in LA | TA, read yie | lds undefine | d value | |
| BF88_6030 | ODCA | 31:24 | _ | _ | — | — | — | — | — | — |
| | | 23:16 | _ | _ | — | — | — | — | — | _ |
| | | 15:8 | ODCA15 | ODCA14 | _ | _ | — | ODCA10 | ODCA9 | _ |
| | | 7:0 | | | | ODCA | \<7:0> | | | |
| BF88_6034 | ODCACLR | 31:0 | | Write clears selected bits in ODCA, read yields undefined value | | | | | | |
| BF88_6038 | ODCFASET | 31:0 | | Write s | ets selected | bits in ODC | CA, read yiel | ds undefined | d value | |
| BF88_603C | ODCAINV | 31:0 | | Write in | verts selecte | ed bits in OD | CA, read yie | elds undefine | ed value | |

TABLE 12-1: PORTA SFR SUMMARY

Notes: TRISA, PORTA, LATA and ODCA registers are not implemented on 64-pin devices, and read as '0'.

JTAG program/debug port is multiplexed with port pins RA0, RA1, RA4 and RA5 on 100-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.

On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13 and RG14. At Power-on Reset, these pins are general purpose I/O pins. To maintain these pins as general purpose I/O pins, the user's application code must maintain TROEN (DDPCON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be set = 1.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------|-------|--|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_6040 | TRISB | 31:24 | — | — | | — | | — | | — |
| | | 23:16 | — | — | | — | - | — | _ | _ |
| | | 15:8 | | | | TRISB | <15:8> | | | |
| | | 7:0 | | | | TRISE | 8<7:0> | | | |
| BF88_6044 | TRISBCLR | 31:0 | Write clears selected bits in TRISB, read yields undefined value | | | | | | | |
| BF88_6048 | TRISBSET | 31:0 | | Write se | ets selected | bits in TRIS | B, read yie | lds undefine | d value | |
| BF88_604C | TRISBINV | 31:0 | | Write inv | erts selecte | d bits in TR | ISB, read yi | elds undefin | ed value | |
| BF88_6050 | PORTB | 31:24 | _ | _ | _ | _ | _ | _ | _ | |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | |
| | | 15:8 | | | | RB< | 15:8> | | | |
| | | 7:0 | RB<7:0> | | | | | | | |
| BF88_6054 | PORTBCLR | 31:0 | Write clears selected bits in PORTB, read yields undefined value | | | | | | | |
| BF88_6058 | PORTBSET | 31:0 | | Write sets selected bits in PORTB, read yields undefined value | | | | | | |
| BF88_605C | PORTBINV | 31:0 | | Write inve | erts selected | d bits in PO | RTB, read y | ields undefir | ned value | |
| BF88_6060 | LATB | 31:24 | — | — | _ | — | - | — | - | _ |
| | | 23:16 | — | — | _ | — | - | — | _ | _ |
| | | 15:8 | | | | LATB< | <15:8> | | | |
| | | 7:0 | | | | LATB | <7:0> | | | |
| BF88_6064 | LATBCLR | 31:0 | | Write cl | ears selecte | d bits in LA | TB, read yie | lds undefine | ed value | |
| BF88_6068 | LATBSET | 31:0 | | Write s | ets selected | d bits in LAT | B, read yiel | ds undefine | d value | |
| BF88_606C | LATBINV | 31:0 | | Write inv | verts selecte | ed bits in LA | TB, read yie | elds undefin | ed value | |
| BF88_6070 | ODCB | 31:24 | — | — | | — | | — | | _ |
| | | 23:16 | — | — | _ | — | - | — | - | — |
| | | 15:8 | | | | ODCB | <15:8> | | | |
| | | 7:0 | | | | ODCE | 8<7:0> | | | |
| BF88_6074 | ODCBCLR | 31:0 | | Write clears selected bits in ODCB, read yields undefined value | | | | | | |
| BF88_6078 | ODCBSET | 31:0 | | Write s | ets selected | bits in ODC | B, read yie | lds undefine | d value | |
| BF88_607C | ODCBINV | 31:0 | | Write inv | erts selecte | d bits in OD | CB, read yi | elds undefin | ed value | |

TABLE 12-2: PORTB SFR SUMMARY

Note: JTAG program/debug port is multiplexed with port pins RB10, RB11, RB12 and RB13 on 64-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------|-------|-------------------|--|-------------------|-----------------------|-----------------------|-----------------------|-----------------------|------------------|
| BF88_6080 | TRISC | 31:24 | | | | | | | — | |
| | | 23:16 | _ | _ | _ | _ | _ | _ | — | |
| | | 15:8 | TRISC15 | TRISC14 | TRISC13 | TRISC12 | _ | _ | _ | _ |
| | | 7:0 | _ | _ | | TRISC4 ⁽¹⁾ | TRISC3 ⁽¹⁾ | TRISC2 ⁽¹⁾ | TRISC1 ⁽¹⁾ | |
| BF88_6084 | TRISCCLR | 31:0 | | Write cle | ears selecte | d bits in TRI | SC, read yie | elds undefin | ed value | |
| BF88_60088 | TRISCSET | 31:0 | | Write s | ets selected | bits in TRIS | SC, read yie | lds undefine | d value | |
| BF88_6088C | TRISCINV | 31:0 | | Write inv | erts selecte | ed bits in TR | ISC, read yi | elds undefin | ed value | |
| BF88_6090 | PORTC | 31:24 | | - | — | - | - | - | — | — |
| | | 23:16 | | - | — | - | - | - | — | — |
| | | 15:8 | RC15 | RC14 | RC13 | RC12 | | | — | — |
| | | 7:0 | _ | — | | RC4 ⁽¹⁾ | RC3 ⁽¹⁾ | RC2 ⁽¹⁾ | RC1 ⁽¹⁾ | — |
| BF88_6094 | PORTCCLR | 31:0 | | Write clears selected bits in PORTC, read yields undefined value | | | | | | |
| BF88_6098 | PORTCSET | 31:0 | | Write se | ets selected | bits in POR | TC, read yie | elds undefine | ed value | |
| BF88_609C | PORTCINV | 31:0 | | Write inv | erts selecte | d bits in POI | RTC, read y | ields undefir | ned value | |
| BF88_60A0 | LATC | 31:24 | _ | — | | | | | — | — |
| | | 23:16 | — | — | _ | _ | _ | _ | — | _ |
| | | 15:8 | LATC15 | LATC14 | LATC13 | LATC12 | — | — | — | — |
| | | 7:0 | — | — | _ | LATC4 ⁽¹⁾ | LATC3 ⁽¹⁾ | LATC2 ⁽¹⁾ | LATC1 ⁽¹⁾ | — |
| BF88_60A4 | LATCCLR | 31:0 | | Write cl | ears selecte | ed bits in LA | TC, read yie | lds undefine | ed value | |
| BF88_60A8 | LATCSET | 31:0 | | Write s | sets selected | d bits in LAT | C, read yiel | ds undefine | d value | |
| BF88_60AC | LATCINV | 31:0 | | Write in | verts selecte | ed bits in LA | TC, read yie | elds undefine | ed value | |
| BF88_60B0 | ODCC | 31:24 | — | — | _ | _ | _ | _ | — | _ |
| | | 23:16 | — | — | _ | _ | _ | _ | — | _ |
| | | 15:8 | ODCC15 | ODCC14 | ODCC13 | ODCC12 | _ | _ | — | _ |
| | | 7:0 | _ | _ | _ | ODCC4 ⁽¹⁾ | ODCC3 ⁽¹⁾ | ODCC2 ⁽¹⁾ | ODCC1 ⁽¹⁾ | _ |
| BF88_60B4 | ODCCCLR | 31:0 | | Write clears selected bits in ODCC, read yields undefined value | | | | | | |
| BF88_60B8 | ODCCSET | 31:0 | | Write s | ets selected | l bits in ODC | C, read yie | lds undefine | d value | |
| BF88_60BC | ODCCINV | 31:0 | | Write inv | verts selecte | ed bits in OD | CC, read yi | elds undefin | ed value | |

TABLE 12-3: PORTC SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------------|----------|-------|------------------------|---|------------------------|------------------------|-------------------|-------------------|------------------|------------------|--|--|
| BF88_60C0 | TRISD | 31:24 | _ | | | — | _ | _ | _ | | | |
| | | 23:16 | _ | _ | _ | — | _ | _ | _ | _ | | |
| | | 15:8 | TRISD15 ⁽¹⁾ | TRISD14 ⁽¹⁾ | TRISD13 ⁽¹⁾ | TRISD12 ⁽¹⁾ | | TRISD | <11:8> | | | |
| | | 7:0 | | TRISD<7:0> | | | | | | | | |
| BF88_60C4 | TRISDCLR | 31:0 | | Write clears selected bits in TRISD, read yields undefined value | | | | | | | | |
| BF88_60C8 | TRISDSET | 31:0 | | Write sets selected bits in TRISD, read yields undefined value | | | | | | | | |
| BF88_60CC | TRISDINV | 31:0 | | Write inverts selected bits in TRISD, read yields undefined value | | | | | | | | |
| BF88_60D0 | PORTD | 31:24 | | | | — | | | | _ | | |
| | | 23:16 | | | | — | | | | | | |
| | | 15:8 | RD15 ⁽¹⁾ | | | | | | | | | |
| | | 7:0 | | RD<7:0> | | | | | | | | |
| BF88_60D4 | PORTDCLR | 31:0 | | Write clears selected bits in PORTD, read yields undefined value | | | | | | | | |
| BF88_60D8 | PORTDSET | 31:0 | | Write sets selected bits in PORTD, read yields undefined value | | | | | | | | |
| BF88_60DC | PORTDINV | 31:0 | | Write in | verts selecte | ed bits in POI | RTD, read yi | elds undefine | ed value | | | |
| BF88_60E0 | LATD | 31:24 | — | — | — | — | _ | — | — | — | | |
| | | 23:16 | _ | _ | _ | — | _ | — | — | — | | |
| | | 15:8 | LAT15 ⁽¹⁾ | LAT14 ⁽¹⁾ | LAT13 ⁽¹⁾ | LAT12 ⁽¹⁾ | | LATD | <11:8> | | | |
| | | 7:0 | | | | LATD | <7:0> | | | | | |
| BF88_60E4 | LATDCLR | 31:0 | | Write | clears select | ed bits in LA | TD, read yiel | ds undefined | d value | | | |
| BF88_60E8 | LATDSET | 31:0 | | Write | sets selecte | d bits in LAT | D, read yield | ls undefined | value | | | |
| BF88_60EC | LATDINV | 31:0 | | Write i | nverts select | ed bits in LA | TD, read yie | lds undefine | d value | | | |
| BF88_60F0 | ODCD | 31:24 | _ | _ | _ | — | _ | _ | _ | — | | |
| | | 23:16 | | | | — | _ | — | — | — | | |
| | | 15:8 | ODCD15 ⁽¹⁾ | ODCD14 ⁽¹⁾ | ODCD13 ⁽¹⁾ | ODCD12 ⁽¹⁾ | | ODCD | <11:8> | | | |
| | | 7:0 | ODCD<7:0> | | | | | | | | | |
| BF88_60F4 | ODCDCLR | 31:0 | | Write c | lears selecte | ed bits in OD | CD, read yie | lds undefine | d value | | | |
| BF88_60F8 | ODCDSET | 31:0 | | Write | sets selected | d bits in ODC | CD, read yield | ds undefined | value | | | |
| BF88_60FC | ODCDINV | 31:0 | | Write ir | verts selecte | ed bits in OD | CD, read yie | elds undefine | d value | | | |

TABLE 12-4: PORTD SFR SUMMARY

| TABLE 12-5 | | | JIMIMARY | | | | | | i | |
|--------------------|----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------|-----------------------|-----------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_6100 | TRISE | 31:24 | — | | | | _ | _ | — | _ |
| | | 23:16 | — | | | | | | — | |
| | | 15:8 | — | - | - | - | _ | - | TRISE9 ⁽¹⁾ | TRISE8 ⁽¹⁾ |
| | | 7:0 | | | | TRISE | <7:0> | | | |
| BF88_6104 | TRISECLR | 31:0 | | Write cle | ars selecte | d bits in TRI | SE, read yi | elds undefir | ned value | |
| BF88_6108 | TRISESET | 31:0 | | Write se | ets selected | bits in TRIS | SE, read yie | lds undefine | ed value | |
| BF88_610C | TRISEINV | 31:0 | | Write inv | erts selecte | d bits in TR | ISE, read yi | elds undefir | ned value | |
| BF88_6110 | PORTE | 31:24 | — | | | | | | — | |
| | | 23:16 | — | | | | | | — | |
| | | 15:8 | _ | | | | | | RE9 ⁽¹⁾ | RE8 ⁽¹⁾ |
| | | 7:0 | | RE<7:0> | | | | | | |
| BF88_6114 | PORTECLR | 31:0 | Write clears selected bits in PORTE, read yields undefined value | | | | | | | |
| BF88_6118 | PORTESET | 31:0 | Write sets selected bits in PORTE, read yields undefined value | | | | | | | |
| BF88_611C | PORTEINV | 31:0 | | Write inve | erts selected | d bits in POI | RTE, read y | ields undefi | ned value | |
| BF88_6120 | LATE | 31:24 | — | — | — | — | _ | — | — | — |
| | | 23:16 | | | | | _ | | — | |
| | | 15:8 | — | — | — | — | — | — | LATE9 ⁽¹⁾ | LATE8 ⁽¹⁾ |
| | | 7:0 | | | | LATE | <7:0> | | | |
| BF88_6124 | LATECLR | 31:0 | | Write cle | ears selecte | d bits in LA | TE, read yie | elds undefin | ed value | |
| BF88_6128 | LATESET | 31:0 | | Write s | ets selected | d bits in LAT | E, read yiel | ds undefine | d value | |
| BF88_612C | LATEINV | 31:0 | | Write inv | verts selecte | ed bits in LA | TE, read yie | elds undefin | ed value | |
| BF88_6130 | ODCE | 31:24 | | | | | _ | | — | |
| | | 23:16 | — | — | _ | _ | _ | _ | — | — |
| | | 15:8 | — | — | — | — | — | — | ODCE9 ⁽¹⁾ | ODCE8 ⁽¹⁾ |
| | | 7:0 | ODCE<7:0> | | | | | | | |
| BF88_6134 | ODCECLR | 31:0 | | Write cle | ars selecte | d bits in OD | CE, read yi | elds undefir | ned value | |
| BF88_6138 | ODCESET | 31:0 | | Write se | ets selected | bits in ODC | CE, read yie | lds undefine | ed value | |
| BF88_613C | ODCEINV | 31:0 | | Write inv | erts selecte | d bits in OD | CE, read yi | elds undefir | ned value | |

TABLE 12-5: PORTE SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------------|----------|-------|--|---|------------------------|------------------------|-------------------|-------------------|------------------|-----------------------|--|
| BF88_6140 | TRISF | 31:24 | _ | _ | — | _ | _ | _ | — | — | |
| | | 23:16 | _ | _ | — | | _ | _ | _ | — | |
| | | 15:8 | _ | _ | TRISF13 ⁽¹⁾ | TRISF12 ⁽¹⁾ | _ | _ | _ | TRISF8 ⁽¹⁾ | |
| | | 7:0 | TRISF7 ⁽¹⁾ | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | |
| BF88_6144 | TRISFCLR | 31:0 | | Write cl | ears selected | d bits in TRIS | F, read yield | ls undefined v | /alue | | |
| BF88_6148 | TRISFSET | 31:0 | | Write sets selected bits in TRISF, read yields undefined value | | | | | | | |
| BF88_614C | TRISFINV | 31:0 | | Write inverts selected bits in TRISF, read yields undefined value | | | | | | | |
| BF88_6150 | PORTF | 31:24 | _ | | | | | | | — | |
| | | 23:16 | _ | | | | | | | — | |
| | | 15:8 | _ | _ | RF13 ⁽¹⁾ | RF12 ⁽¹⁾ | — | _ | — | RF8 ⁽¹⁾ | |
| | | 7:0 | RF7 ⁽¹⁾ | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | |
| BF88_6154 | PORTFCLR | 31:0 | Write clears selected bits in PORTF, read yields undefined value | | | | | | | | |
| BF88_6158 | PORTFSET | 31:0 | Write sets selected bits in PORTF, read yields undefined value | | | | | | | | |
| BF88_615C | PORTFINV | 31:0 | | Write inv | erts selected | bits in POR | FF, read yiel | ds undefined | value | | |
| BF88_6160 | LATF | 31:24 | — | _ | — | _ | _ | _ | — | — | |
| | | 23:16 | — | _ | — | _ | _ | _ | _ | — | |
| | | 15:8 | — | _ | LATF13 ⁽¹⁾ | LATF12 ⁽¹⁾ | _ | _ | — | LATF8 ⁽¹⁾ | |
| | | 7:0 | LATF7 ⁽¹⁾ | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | |
| BF88_6164 | LATFCLR | 31:0 | | Write c | lears selecte | d bits in LAT | , read yield | s undefined v | alue | | |
| BF88_6168 | LATFSET | 31:0 | | Write | sets selected | bits in LATF, | read yields | undefined va | lue | | |
| BF88_616C | LATFINV | 31:0 | | Write in | verts selecte | ed bits in LAT | F, read yield | s undefined v | alue | | |
| BF88_6170 | ODCF | 31:24 | _ | _ | | _ | _ | _ | | | |
| | | 23:16 | — | _ | | _ | — | _ | — | — | |
| | | 15:8 | — | _ | ODCF13 ⁽¹⁾ | ODCF12 ⁽¹⁾ | — | _ | — | ODCF8 ⁽¹⁾ | |
| | | 7:0 | ODCF7 ⁽¹⁾ | ODCF6 | ODCF5 | ODCF4 | ODCF3 | ODCF2 | ODCF1 | ODCF0 | |
| BF88_6174 | ODCFCLR | 31:0 | | Write cl | ears selected | d bits in ODC | F, read yield | s undefined v | value | | |
| BF88_6178 | ODCFSET | 31:0 | | Write s | ets selected | bits in ODCF | , read yields | undefined va | alue | | |
| BF88_617C | ODCFINV | 31:0 | | Write in | verts selecte | d bits in ODC | F, read yield | ls undefined | value | | |

TABLE 12-6: PORTF SFR SUMMARY

| TABLE 12- | T: PORI | G SF | r summa | RY | | | | | | |
|--------------------|----------|-------|--|------------------------|-----------------------|------------------------|-------------------|-------------------|-----------------------|-----------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_6180 | TRISG | 31:24 | — | _ | — | — | _ | _ | _ | — |
| | | 23:16 | — | — | — | — | — | - | - | — |
| | | 15:8 | TRISG15 ⁽¹⁾ | TRISG14 ⁽¹⁾ | TRISG13(1) | TRISG12 ⁽¹⁾ | _ | | TRISG9 | TRISG8 |
| | | 7:0 | TRISG7 | TRISG6 | — | — | TRISG3 | TRISG2 | TRISG1 ⁽¹⁾ | TRISG0 ⁽¹⁾ |
| BF88_6184 | TRISGCLR | 31:0 | | Write cle | ears selected | bits in TRIS | G, read yield | ds undefine | d value | |
| BF88_6188 | TRISGSET | 31:0 | | Write s | ets selected l | bits in TRISG | , read yield | s undefined | value | |
| BF88_618C | TRISGINV | 31:0 | | Write inv | erts selected | bits in TRIS | G, read yiel | ds undefine | d value | |
| BF88_6190 | PORTG | 31:24 | — | — | — | — | — | - | - | — |
| | | 23:16 | _ | _ | _ | _ | _ | | - | _ |
| | | 15:8 | RG15 ⁽¹⁾ | RG14 ⁽¹⁾ | RG13 ⁽¹⁾ | RG12 ⁽¹⁾ | _ | — | RG9 | RG8 |
| | | 7:0 | RG7 | RG6 | _ | — | RG3 | RG2 | RG1 ⁽¹⁾ | RG0 ⁽¹⁾ |
| BF88_6194 | PORTGCLR | 31:0 | Write clears selected bits in PORTG, read yields undefined value | | | | | | | |
| BF88_6198 | PORTGSET | 31:0 | Write sets selected bits in PORTG, read yields undefined value | | | | | | | |
| BF88_619C | PORTGINV | 31:0 | | Write inv | erts selected | bits in PORT | G, read yie | lds undefine | ed value | |
| BF88_61A0 | LATG | 31:24 | _ | _ | _ | _ | _ | | _ | _ |
| | | 23:16 | — | _ | — | — | _ | — | _ | — |
| | | 15:8 | LATG15 ⁽¹⁾ | LATG14 ⁽¹⁾ | LATG13 ⁽¹⁾ | LATG12 ⁽¹⁾ | _ | | LATG9 | LATG8 |
| | | 7:0 | LATG7 | LATG6 | _ | — | LATG3 | LATG2 | LATG1 ⁽¹⁾ | LATG0 ⁽¹⁾ |
| BF88_61A4 | LATGCLR | 31:0 | | Write cl | ears selected | d bits in LATO | 6, read yield | s undefined | d value | |
| BF88_61A8 | LATGSET | 31:0 | | Write s | ets selected | bits in LATG, | read yields | undefined | value | |
| BF88_61AC | LATGINV | 31:0 | | Write in | verts selected | d bits in LATC | G, read yield | ls undefine | d value | |
| BF88_61B0 | ODCG | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | _ | _ | _ | _ | _ | | _ | _ |
| | | 15:8 | ODCG15 ⁽¹⁾ | ODCG14 ⁽¹⁾ | ODCG13 ⁽¹⁾ | ODCG12 ⁽¹⁾ | _ | _ | ODCG9 | ODCG8 |
| | | 7:0 | ODCG7 | ODCG6 | — | — | ODCG3 | ODCG2 | ODCG1 ⁽¹⁾ | ODCG0 ⁽¹⁾ |
| BF88_61B4 | ODCGCLR | 31:0 | | Write cle | ears selected | bits in ODC | G, read yield | ds undefine | d value | |
| BF88_61B8 | ODCGSET | 31:0 | | Write s | ets selected l | bits in ODCG | , read yield | s undefined | value | |
| BF88_61BC | ODCGINV | 31:0 | | Write inv | verts selected | bits in ODC | G, read yiel | ds undefine | d value | |
| | | | | | | | | | | |

TABLE 12-7: PORTG SFR SUMMARY

Note 1: TRIS, PORT, LAT and ODC bit(s) are not implemented on 64-pin devices, and read as '0'.

2: On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13 and RG14. At Power-on Reset, these pins are general purpose I/O pins. To maintain these pins as general purpose I/O pins, the user's application code must maintain TROEN (DDPCON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be set = 1.

| | | | | i | | i | | | | |
|--------------------|----------|-------|-------------------|-------------------|------------------------|------------------------|-----------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_61C0 | CNCON | 31:24 | | — | _ | | | | _ | |
| | | 23:16 | | — | | — | — | | | |
| | | 15:8 | ON | FRZ | SIDL | — | — | _ | _ | _ |
| | | 7:0 | _ | — | | — | — | | _ | |
| BF88_61C4 | CNCONCLR | 31:0 | | Writ | e clears selecte | ed bits in CNC | ON, read yield | ls undefined v | value | |
| BF88_61C8 | CNCONSET | 31:0 | | Wr | ite sets selecte | d bits in CNCC | ON, read yields | s undefined va | alue | |
| BF88_61CC | CNCONINV | 31:0 | | Writ | e inverts select | ed bits in CNC | ON, read yield | ds undefined | value | |
| BF88_61D0 | CNEN | 31:24 | | — | | — | — | | | |
| | | 23:16 | | — | CNEN21 ⁽¹⁾ | CNEN20 ⁽¹⁾ | CNEN19 ⁽¹⁾ | CNEN18 | CNEN17 | CNEN16 |
| | | 15:8 | | | | CNEN< | <15:8> | | | |
| | | 7:0 | | | | CNEN | <7:0> | | | |
| BF88_61D4 | CNENCLR | 31:0 | | Wr | ite clears selec | ted bits in CNE | EN, read yields | s undefined va | alue | |
| BF88_61D8 | CNENSET | 31:0 | | W | rite sets selecte | ed bits in CNE | N, read yields | undefined va | lue | |
| BF88_61DC | CNENINV | 31:0 | | Wri | te inverts selec | ted bits in CNI | EN, read yield | s undefined v | alue | |
| BF88_61E0 | CNPUE | 31:24 | | — | | — | — | | | |
| | | 23:16 | _ | — | CNPUE21 ⁽¹⁾ | CNPUE20 ⁽¹⁾ | CNPUE9 ⁽¹⁾ | CNPUE18 | CNPUE17 | CNPUE16 |
| | | 15:8 | | | | CNPUE | <15:8> | | | |
| | | 7:0 | | | | CNPUE | <7:0> | | | |
| BF88_61E4 | CNPUECLR | 31:0 | | Writ | te clears select | ed bits in CNP | UE, read yield | ls undefined v | alue | |
| BF88_61E8 | CNPUESET | 31:0 | | Wr | ite sets selecte | d bits in CNPL | JE, read yields | undefined va | alue | |
| BF88_61EC | CNPUEINV | 31:0 | | Writ | e inverts select | ed bits in CNF | UE, read yield | ls undefined v | value | |

TABLE 12-8: CHANGE NOTICE AND PULL-UP SFR SUMMARY

Note 1: CNEN and CNPUE bit(s) are not implemented on 64-pin devices, and read as '0'.

TABLE 12-9: CHANGE NOTICE INTERRUPT REGISTER SUMMARY

| Virtual Address | Name | • | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 7:0 | SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| BF88_1040 | IFS1 | 7:0 | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| BF88_10F0 | IPC6 | 23:16 | — | — | — | | CNIP<2:0> | | CNIS | <1:0> |

Note: This summary table contains partial register definitions that only pertain to the GPIO peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---------------|-------|----------------------------------|-------|-----------------|-----------|------------------|--------|
| — | _ | — | — | — | _ | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | |
| bit 23 | | | | | | | bit 16 |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | TRISx | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | TRIS | x<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | - | | oit | P = Program | mable bit | r = Reserved bit | |
| U = Unimpleme | | W = Writable b -n = Bit Value | | '1', x = Unknow | | 1.0001100 bit | |

bit 31-16 **Reserved:** Write '0'; ignore read

bit 15-0 TRISx<15:0>: TRISx Register bits⁽¹⁾

- 1 = Corresponding port pin 'Input'
- 0 = Corresponding port pin 'Output'
- **Note 1:** Depending on the device, certain register bits or the entire register may not be implemented. Refer to Table 12.1 for specific register and bit assignments.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---------------|------------------|----------------|---------------|-----------------|-----------|--------------|--------|
| — | _ | — | _ | — | — | — | - |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | — | — | — | | |
| bit 23 | | | | | | | bit 1 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | Rx< | 15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | Rx< | :7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable | R = Readable bit | | oit | P = Program | mable bit | r = Reserved | bit |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0'. | '1', x = Unknow | /n) | | |

bit 31-16 **Reserved:** Write '0'; ignore read

bit 15-0 **PORTx<15:0>:** PORTx Register bits⁽¹⁾ Read = Value on port pins Write = Value written to the LATx register, port latch and I/O pins

Note 1: Depending on the device family variant, certain register bits or the entire register may not be implemented. Refer to Table 12.1 for specific register and bit assignments.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|------------------|-----------|----------------|---------------|-----------------|-----------|----------------|--------|
| | _ | — | _ | | _ | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | _ | — | — | — | — |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | LATx | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | LATx | <7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable I | bit | P = Programr | mable bit | r = Reserved b | oit |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | 'n) | | |

- bit 31-16 **Reserved:** Write '0'; ignore read
- bit 15-0 LATx<15:0>: LATx Register bits⁽¹⁾

Read = Value on port latch, not I/O pins

Write = Value written to port latch and I/O pins

Note 1: Depending on the device, certain register bits or the entire register may not be implemented. Refer to Table 12.1 for specific register and bit assignments.

| REGISTER 12 | 2-4: ODCx | : OPEN DRAII | N CONFIGU | JRATION REC | JISTERS | | | | |
|----------------|----------------------------------|----------------|-----------|-------------|--|--------------|--------|--|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — | — | — | — | — | — | - | | |
| bit 31 | | | | | | | bit 24 | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — — | — — | — | — | — | — | — | | |
| bit 23 | | | | | | | bit 1 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | ODCx | <15:8> | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | ODC | x<7:0> | | | | | |
| bit 7 | | | | | | | bit (| | |
| Legend: | | | | | | | | | |
| R = Readable I | bit | W = Writable b | oit | P = Program | mable | r = Reserved | bit | | |
| U = Unimpleme | = Unimplemented bit, read as '0' | | | | -n = Bit value at POR: ('0', '1', x = unknown) | | | | |

bit 31-16 **Reserved:** Write '0'; ignore read

bit 15-0 ODCx<15:0>: ODCx Register bits⁽¹⁾

If a port pin is configured as an output (corresponding TRISx bit = 0).

- 1 = Port pin open-drain output enabled
- 0 = Port pin open-drain output disabled

If a port pin is configured as an input, ODCx bits have no effect.

Note 1: Depending on the device, certain register bits or the entire register may not be implemented. Refer to Table 12.1 for specific register and bit assignments.

| REGISTER | 12-5: CNCO | N: CHANGE | | | ISTER | | |
|-------------|---------------|-------------------------------|------------------|--|-------|----------------|------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | _ | — | | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | | — | — | — | _ |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x |
| ON | FRZ | SIDL | _ | _ | — | | |
| bit 15 | | 0.22 | | | | | bit 8 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | — | — | | — | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | | W = Writable k | | P = Program | | r = Reserved | bit |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknow | /n) | | |
| bit 31-16 | Reserved: W | rite '0'; ignore re | ead | | | | |
| bit 15 | | Notice Module (| | | | | |
| | 1 = CN modu | | | | | | |
| | 0 = CN modu | le is disabled | | | | | |
| bit 14 | FRZ: Freeze | in Debug Excep | tion Mode bit | | | | |
| | | eration when C operation when | | | | | |
| | | s writable in De | | | | in normal mode | <u>)</u> . |
| bit 13 | SIDL: Stop in | | | ,, ,, ,, ,, , ,, ,, ,, , ,, ,, ,, ,, , ,,, ,,, ,,,, ,,,, ,,,, ,,, ,,,,, ,,,,, ,,, | | | |
| | • | ue operation wi | hen device ent | ers Idle mode | | | |
| | | operation in Idle | | | | | |
| bit 12-0 | Reserved: W | rite '0'; ignore re | ead | | | | |
| | | | | | | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|--------|----------------|--------|----------------|-----------|--------------|--------|
| — | — | — | _ | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| _ | | CNEN21 | CNEN20 | CNEN19 | CNEN18 | CNEN17 | CNEN16 |
| bit 23 | | | | | | | bit 1 |
| DAVA | D/M/O | D/M/ O | DAMO | DAMA | DAVA | D/M/ O | D/M/ O |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CNEN15 | CNEN14 | CNEN13 | CNEN12 | CNEN11 | CNEN10 | CNEN9 | CNEN8 |
| bit 15 | | | | | | | bit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CNEN7 | CNEN6 | CNEN5 | CNEN4 | CNEN3 | CNEN2 | CNEN1 | CNEN0 |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable I | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | | | | 1', x = Unknow | | | |

bit 31-22 **Reserved:** Write '0'; ignore read

- bit 21-0 CNEN<21:0>: CNEN Register bits
 - If a port pin is configured as an input (corresponding TRISx bit = 1)
 - 1 = Port pin input change notice enabled
 - 0 = Port pin input change notice disabled
 - If a port pin is configured as an output, CNENx bits have no effect
- **Note 1:** Depending on the device, certain register bits or the entire register may not be implemented. Refer to Table 12.1 for specific register and bit assignments.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-----------------------|---------|--|---------|----------------------|---------|------------------|---------|
| — | — | — | _ | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | CNPUE21 | CNPUE20 | CNPUE19 | CNPUE18 | CNPUE17 | CNPUE16 |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CNPUE15 | CNPUE14 | CNPUE13 | CNPUE12 | CNPUE11 | CNPUE10 | CNPUE9 | CNPUE8 |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CNPUE7 | CNPUE6 | CNPUE5 | CNPUE4 | CNPUE3 | CNPUE2 | CNPUE1 | CNPUE0 |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable bit | | P = Programmable bit | | r = Reserved bit | |
| U = Unimplemented bit | | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | |

bit 21-0 CNPUE<21:0>: CNPUE Register bits

If a port pin is configured as an input (corresponding TRISx bit = 1).

- 1 = Port pin pull-up enabled
- 0 = Port pin pull-up disabled
- If a port pin is configured as an output, it is recommended to disable the corresponding CNPUEx bit.
- **Note 1:** Depending on the device, certain register bits or the entire register may not be implemented. Refer to Table 12.1 for specific register and bit assignments.

12.2 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT, and PORT) that are directly associated with their operation.

TRIS is a data direction or tri-state control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1 configures the corresponding I/O pin as an input; setting a TRISx register bit = 0 configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx latch register holds the data written to either the LATx or PORTx registers. Reading the LATx latch register reads the last value written to the corresponding port or latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros. See **Section 12.1** "**Port Registers**".

12.2.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

To set PORTC bit 0, write to the LATSET register:

LATCSET = 0×0001 ;

To clear PORTC bit 0, write to the LATCLR register:

LATCCLR = 0×0001 ;

To toggle PORTC bit 0, write to the LATINV register:

LATCINV = 0x0001;

Note: Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions as compared to the traditional read-modify-write method shown below:

PORTC ^= 0x0001;

12.2.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the ADP1CFG register = 1 enables the pin as a digital pin.

Digital only pins are capable of input voltages up to 5.5V. Any pin that shares digital and analog functionality is limited to voltages up to VDD + 0.3V.

| TABLE 12-10: | MAXIMUM INPUT PIN |
|--------------|-------------------|
| | VOLTAGES |

| Input Pin Mode(s) | Viн (max) |
|-------------------|-------------------|
| Digital Only | VIH = 5.5v |
| Digital + Analog | VIH = VDD + 0.03V |
| Analog | VIH = VDD + 0.03V |

Note: Refer to Section 30.0 "Electrical Characteristics" regarding the VIH specification.

| Note: | Analog levels on any pin that is defined as a digital input (including the ANx pins) may |
|-------|--|
| | cause the input buffer to consume current that exceeds the device specifications. |

12.2.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and Comparator modules. Setting the corresponding bits in the ADP1CFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'.

12.2.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open drain outputs by setting the corresponding bits in the ODCx Open-Drain Configuration register.

Digital output pin voltage is limited to VDD.

12.2.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the Comparator Reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.
12.2.6 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin configured as a digital output can also select between an active drive output and open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. From POR, when an IO pin is configured as a digital output, its output is active drive by default. Setting a bit in the ODCx register = 1 configures the corresponding pin as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD, e.g., 5V, on any desired digital-only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification, typically 5.5v.

12.2.7 PERIPHERAL MULTIPLEXING

In many cases, I/O pins are multiplexed with more than one peripheral. A parallel I/O port pin that is multiplexed with a peripheral is, in general, subordinate to the peripheral.

When a peripheral is enabled and actively driving the multiplexed pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If, however, a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 12-2 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

In general, the dominant output control of a multiplexed I/O pin can be determined by the order of the peripheral output names assigned to a pin (read from left to right). Multiplexed peripheral inputs have no priority.

For example, a pin labeled "U1TX/RF3", indicates the UART1 Transmit output, if enabled, has a higher precedence over PORTF and therefore overrides the output control of this pin.

Notes: JTAG program/debug port is multiplexed with PORTA pins RA0, RA1, RA4 and RA5 on 100-pin devices; PORTB pins RB10, RB11, RB12 and RB13 on 64-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins as general purpose I/O pins, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To maintain these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.

> On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13 and RG14. At Power-on Reset, these pins are general purpose I/O pins. To maintain these pins as general purpose I/O pins, the user's application code must maintain TROEN (DDP-CON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be set = 1.

12.2.8 SOFTWARE INPUT PIN CONTROL

Some peripheral inputs assigned to an I/O pin may not take control of the I/O pin output driver. If the I/O pin associated with the peripheral is configured as an output, using the appropriate TRIS control bit, the user can manually affect the state of the peripheral's input pin through its corresponding LAT register. This behavior can be useful in some situations, especially for testing purposes, when no external signal is connected to the input pin.

In general, the following peripherals allow their input pins to be controlled manually through the LAT registers:

- External Interrupt pins
- Timer Clock Input pins
- Input Capture pins
- PWM Fault pins

Most serial communication peripherals, when enabled, take full control of the I/O pin so that the input pins associated with the peripheral cannot be affected through the corresponding PORT registers. These peripherals include the following modules:

- SPI
- I²C[™]
- UART

12.2.9 INPUT CHANGE NOTIFICATION

Certain PIC32MX I/O port pins provide Input Change notification that can generate interrupt requests to the processor in response to a Change-Of-State (COS) on those selected input pins. The initial state of any enabled Change Notice (CN) pin must be established by reading the corresponding PORT register. This feature is capable of detecting input COS even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 22 external signals (CN0 through CN21) that may be selected (enabled) for generating an interrupt request on a COS.

The following control registers are associated with the change notice module:

- CNCON
- CNEN
- CNPUE

The CNCON control register ON bit enables or disables the CN module and its ability to generate interrupts or respond to mismatch conditions.

The CNEN (change notice enable) register control bits enable each CN input. Setting any of these bits enables a CN for the corresponding pins.

The CNPUE (change notice pull-up enable) register control bits enable a weak pull-up to a corresponding CN input pin. The pull-ups act as a current source that is connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected.

| Note: | Pull-up resistors on change notification |
|-------|--|
| | pins should always be disabled whenever |
| | the port pin is configured as a digital |
| | output. |

TABLE 12-11: CHANGE NOTICE PIN AND PULL-UP TABLE

| FULL-OF TABLE | | | | | | | |
|------------------|-----------------|----------|------------------|-------------------|--|--|--|
| Change Notice | Weak Pull-Up | Port Pin | 64-Pin Device | 100-Pin Device | | | |
| | | | Pi | n# | | | |
| CN0 | CNPUE0 | RC14 | 48 | 74 | | | |
| CN1 | CNPUE1 | RC13 | 47 | 73 | | | |
| CN2 | CNPUE2 | RB0 | 16 | 25 | | | |
| CN3 | CNPUE3 | RB1 | 15 | 24 | | | |
| CN4 | CNPUE4 | RB2 | 14 | 23 | | | |
| CN5 | CNPUE5 | RB3 | 13 | 22 | | | |
| CN6 | CNPUE6 | RB4 | 12 | 21 | | | |
| CN7 | CNPUE7 | RB5 | 11 | 20 | | | |
| CN8 | CNPUE8 | RG6 | 4 | 10 | | | |
| CN9 | CNPUE9 | RG7 | 5 | 11 | | | |
| CN10 | CNPUE10 | RG8 | 6 | 12 | | | |
| CN11 | CNPUE11 | RG9 | 8 | 14 | | | |
| CN12 | CNPUE12 | RB15 | 30 | 44 | | | |
| CN13 | CNPUE13 | RD4 | 52 | 81 | | | |
| CN14 | CNPUE14 | RD5 | 53 | 82 | | | |
| CN15 | CNPUE15 | RD6 | 54 | 83 | | | |
| CN16 | CNPUE16 | RD7 | 55 | 84 | | | |
| CN17 | CNPUE17 | RF4 | 31 | 49 | | | |
| CN18 | CNPUE18 | RF5 | 32 | 50 | | | |
| CN19 | CNPUE19 | RD13 | — | 80 | | | |
| CN20 | CNPUE20 | RD14 | — | 47 | | | |
| CN21 | CNPUE21 | RD15 | _ | 48 | | | |

12.2.10 CHANGE NOTICE INTERRUPTS

The Change Notice module is enabled as a source of interrupts via the respective CN interrupt enable bits:

- CNIE (IEC1<0>)
- CNIF (IFS1<0>)

The interrupt priority level bits and interrupt subpriority level bits must also be configured:

- CNIP<2:0> (IPC6<20:18>)
- CNIS<1:0> (IPC6<17:16>)

To enable CN interrupts, the ON bit (CNCON<15>) must = 1, one or more CN input pins must be enabled and the Change Notice Interrupt Enable bit, CNIE, must = 1.

To prevent possible spurious interrupts when configuring change notice interrupts, the following steps are recommended:

- 1. Disable CPU interrupts.
- Set desired CN I/O pin as input by setting corresponding TRISx register bits = 1.
 Note: If the I/O pin is shared with an analog peripheral, it may be necessary to set the corresponding AD1PCFG bit = 1 to ensure that the I/O pin is a digital input.
- 3. Enable change notice module ON (CNCON<15>) = 1.
- 4. Enable individual CN input pin(s); enable optional pull-up(s).
- 5. Read corresponding PORT registers to clear mismatch condition on CN input pins.
- 6. Configure the CN interrupt priority, CNIP<2:0>, and subpriority CNIS<1:0>.
- 7. Clear CN interrupt flag, CNIF = 0.
- 8. Enable CN interrupt enable, CNIE = 1.
- 9. Enable CPU interrupts.

The port must be read first to clear the mismatch condition, then the CN interrupt flag, CNIF (IFS1<0>), can be cleared in software. Failing to read the port before attempting to clear the CNIF bit may not allow the CNIF bit to be cleared.

In addition to enabling the CN interrupt, an Interrupt Service Routine (ISR), is required. Example 12-1 and Example 12-2 show a partial code example of an ISR.

Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.

EXAMPLE 12-1: CHANGE NOTICE CONFIGURATION EXAMPLE

```
The following code example illustrates a Change Notice
   interrupt configuration for pins CN1(PORTC.RC13), CN4(PORTB.RB2) and CN18(PORTF.RF5).
* /
   unsigned int value;
   /* NOTE: disable vector interrupts prior to configuration */
                         // Enable Change Notice module
   CNCON = 0 \times 8000;
   CNEN= 0x00040012;
                         // Enable CN1, CN4 and CN18 pins
   CNPUE= 0x00040012;
                          // Enable weak pull ups for CN1, CN4 and CN18 pins
   /* read port(s) to clear mismatch on change notice pins */
   value = PORTB;
   value = PORTC;
   value = PORTF;
   IPS6SET = 0x00140000; // Set priority level=5
   IPS6SET = 0x00030000; // Set subpriority level=3
                          // Could have also done this in single
                          // operation by assigning IPS6SET = 0x00170000
   IFS1CLR = 0 \times 0001;
                          // Clear the interrupt flag status bit
   IEC1SET = 0 \times 0001;
                          // Enable Change Notice interrupts
   /* re-enable vector interrupts after configuration */
```

EXAMPLE 12-2: CHANGE NOTICE ISR EXAMPLE

```
/*
   The following code example demonstrates a simple interrupt service
   routine for CN interrupts. The user's code at this vector can perform any
   application-specific operations. The user's code must read the CN
   corresponding PORT registers to clear the mismatch conditions before
   clearing the CN interrupt status flag.
   Finally, the CN interrupt status flag must be cleared before exiting.
*/
void __ISR(_CHANGE_NOTICE_VECTOR, ipl5) CN_Interrupt_ISR(void)
{
   unsigned int value;
                          // Read PORTB to clear CN4 mismatch condition
   value = PORTB
   value = PORTC
                          // Read PORTC to clear CN1,CN0 mismatch condition
    ... perform application specific operations in response to the interrupt
   IFS1CLR = 0 \times 0001;
                          // Be sure to clear the CN interrupt status
                          // flag before exiting the service routine.
}
```

Note: The CN ISR code example shows MPLAB® C32 C compiler-specific syntax. Refer to your compiler manual regarding support for ISRs.

13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the *"PIC32MX Family Reference Manual"* (DS61132) for a detailed description of this peripheral.

This family of PIC32MX devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator, SOSC, for real-time clock applications. The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

TABLE 13-1: TIMER1 FEATURES

13.1 Additional Supported Features

- Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Low-Power Secondary Oscillator to function as a Real-Time Clock (RTC).

| TADLE 13-1 | | LATORES | | | | |
|------------|-------------------------|--------------------------------|--|--|-------------|-----------------------------|
| Timer | Low-Power Oscillator | Asynchronous External Clock | 16-bit Synchronous Timer/Counter | 32-bit Synchronous Timer/Counter | Gated Timer | Special Event Trigger |
| Timer 1 | Yes | Yes | Yes | No | Yes | No |

FIGURE 13-1: TIMER1 BLOCK DIAGRAM⁽¹⁾



13.2 Timer Registers

| TABLE 13-2: | TIMER1 SFR SUMMARY |
|-------------|--------------------|
|-------------|--------------------|

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_0600 | T1CON | 31:24 | _ | | — | — | — | _ | | — |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | TWDIS | TWIP | — | — | — |
| | | 7:0 | TGATE | _ | TCKP | S<1:0> | — | TSYNC | TCS | _ |
| BF80_0604 | T1CONCLR | 31:0 | | Write cle | ears selected | d bits in T1C | ON, read yi | elds undefin | ed value | |
| BF80_0608 | T1CONSET | 31:0 | | Write s | ets selected | bits in T1C0 | ON, read yie | lds undefine | d value | |
| BF80_060C | T1CONINV | 31:0 | | Write inv | erts selecte | d bits in T1C | CON, read yi | elds undefin | ed value | |
| BF80_0610 | TMR1 | 31:24 | _ | _ | — | — | — | _ | - | — |
| | | 23:16 | | | — | — | — | | | — |
| | | 15:8 | | | | TMR1 | <15:8> | | | |
| | | 7:0 | | | | TMR1 | <7:0> | | | |
| BF80_0614 | TMR1CLR | 31:0 | | Write cl | ears selecte | ed bits in TM | R1, read yie | lds undefine | ed value | |
| BF80_0618 | TMR1SET | 31:0 | | Write s | sets selected | d bits in TMF | R1, read yiel | ds undefined | d value | |
| BF80_061C | TMR1INV | 31:0 | | Write in | verts selecte | ed bits in TM | IR1, read yie | elds undefine | ed value | |
| BF80_0620 | PR1 | 31:24 | | | — | — | — | | | — |
| | | 23:16 | | | _ | — | — | | | _ |
| | | 15:8 | | | | PR1< | 15:8> | | | |
| | | 7:0 | | | | PR1- | <7:0> | | | |
| BF80_0624 | PR1CLR | 31:0 | | Write o | clears select | ed bits in PF | R1, read yiel | ds undefined | d value | |
| BF80_0628 | PR1SET | 31:0 | | Write | sets selecte | d bits in PR | 1, read yield | s undefined | value | |
| BF80_062C | PR1INV | 31:0 | | Write in | nverts select | ted bits in Pl | R1, read yiel | ds undefine | d value | |

TABLE 13-3: TIMER1 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 7:0 | INT1IE | OC1IE | IC2IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE |
| BF88_1030 | IFS0 | 7:0 | INT1IF | OC1IF | IC2IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF |
| BF88_10A0 | IPC1 | 7:0 | — | _ | _ | | T1IP<2:0> | | T1IS | <1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Timer1 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------------------------------|---|--|---|--|--|----------------|--------|
| | _ | _ | _ | _ | | — | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | — | — | — | — | _ |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | r-x | r-x | r-x |
| ON | FRZ | SIDL | TWDIS | TWIP | | — | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | r v | R/W-0 | R/W-0 | r v | R/W-0 | R/W-0 | rv |
| TGATE | r-x | | PS<1:0> | r-x | TSYNC | TCS | r-x |
| bit 7 | | TOR | 0<1.02 | | Torno | 100 | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | P = Program | mable bit | r = Reserved b | oit |
| U = Unimple | | | e at POR: ('0', ' | - | | | |
| | | | | | | | |
| | | | | | | | |
| bit 31-16 | Reserved: W | rite '0'; ignore | read | | | | |
| bit 31-16 bit 15 | Reserved: W ON: Timer Or | - | read | | | | |
| | | n bit | read | | | | |
| bit 15 | ON: Timer Or 1 = Timer is e 0 = Timer is d | n bit nabled isabled | | | | | |
| bit 31-16 bit 15 bit 14 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze | n bit nabled isabled in Debug Exce | ption Mode bit | | | | |
| bit 15 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze 1 = Freeze op | n bit nabled isabled in Debug Exce peration when | ption Mode bit CPU is in Debu | ug Exception m | | | |
| bit 15 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 1 = Freeze of 0 = Continue | n bit nabled isabled in Debug Exce peration when to operation when | ption Mode bit CPU is in Debu n CPU is in De | ug Exception m bug Exception | mode | | |
| bit 15 bit 14 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ i | n bit nabled isabled in Debug Exce peration when operation whe s writable in D | ption Mode bit CPU is in Debu n CPU is in De | ug Exception m bug Exception | mode | in normal mode | |
| bit 15 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze i 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in | n bit nabled isabled in Debug Exce operation when operation when s writable in D Idle Mode bit | eption Mode bit CPU is in Debu n CPU is in De ebug Exception | ug Exception m bug Exception n mode only, it | mode | in normal mode | |
| bit 15 bit 14 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze i 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue | n bit nabled isabled in Debug Exce operation when operation when s writable in D Idle Mode bit ue operation w | ption Mode bit CPU is in Debu n CPU is in De ebug Exception hen device ent | ug Exception m bug Exception n mode only, it | mode | in normal mode | |
| bit 15 bit 14 bit 13 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 1 = Freeze of 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue 0 = Continue | n bit nabled isabled in Debug Exce peration when operation when s writable in D Idle Mode bit ue operation w operation in Id | ption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode | ug Exception m bug Exception n mode only, it ters Idle mode | mode | in normal mode | |
| bit 15 bit 14 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asyn | n bit nabled isabled in Debug Exce operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Time | eption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode er Write Disable | ug Exception m bug Exception n mode only, it ters Idle mode | mode | in normal mode | |
| bit 15 bit 14 bit 13 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze f 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue 0 = Continue TWDIS: Asyn In Asynchrone | n bit nabled isabled in Debug Exce operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Time ous Timer mod | eption Mode bit CPU is in Debu n CPU is in De ebug Exception hen device ent le mode er Write Disable le: | ug Exception m bug Exception n mode only, it ters Idle mode e bit | mode is forced to '0' | | |
| bit 15 bit 14 bit 13 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze f 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asyn In Asynchrono 1 = Writes to a | a bit nabled isabled in Debug Exce operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Time ous Timer mod asynchronous | ption Mode bit CPU is in Debu n CPU is in De ebug Exception hen device ent le mode er Write Disable le: TMR1 are igno | ug Exception m bug Exception n mode only, it ters Idle mode e bit pred until pendi | mode | ion completes | |
| bit 15 bit 14 bit 13 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 1 = Freeze of 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue 0 = Continue TWDIS: Asyn In Asynchronom 1 = Writes to a 0 = Back-to-b In Synchronom | n bit nabled isabled in Debug Exce peration when s writable in D Idle Mode bit ue operation w operation in Id chronous Time <u>ous Timer mode</u> asynchronous ack writes are <u>us Timer mode</u> | ption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode er Write Disable le: TMR1 are igno enabled (legad | ug Exception m bug Exception n mode only, it ters Idle mode e bit pred until pendi | mode is forced to '0' ing write operat | ion completes | |
| bit 15 bit 14 bit 13 bit 12 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asyn In Asynchrono 1 = Writes to a 0 = Back-to-b In Synchrono This bit has no | a bit nabled isabled in Debug Exce operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Time ous Timer mode ack writes are us Timer mode o effect. | ption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode er Write Disable le: TMR1 are igno enabled (legad | ug Exception m bug Exception n mode only, it ers Idle mode e bit pred until pendi cy asynchronou | mode is forced to '0' ing write operat | ion completes | |
| bit 15 bit 14 bit 13 bit 12 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze f 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asyn In Asynchrono 1 = Writes to a 0 = Back-to-b In Synchrono This bit has no TWIP: Asynch | a bit nabled isabled in Debug Exce peration when operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Time <u>ous Timer mode</u> o effect. nronous Timer | ption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode er Write Disable <u>le:</u> TMR1 are igno enabled (legad <u>2:</u> Write in Progre | ug Exception m bug Exception n mode only, it ers Idle mode e bit pred until pendi cy asynchronou | mode is forced to '0' ing write operat | ion completes | |
| bit 15 bit 14 bit 13 bit 12 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 1 = Freeze of 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asyn In Asynchrono 1 = Writes to 2 0 = Back-to-b In Synchrono This bit has ne TWIP: Asynch | a bit nabled isabled in Debug Exce peration when operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Timer <u>ous Timer mode</u> o effect. nronous Timer <u>mode</u> | eption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode er Write Disable le: TMR1 are igno enabled (legad <u>e:</u> Write in Progre | ug Exception m bug Exception n mode only, it ters Idle mode e bit pred until pendi cy asynchronou | mode is forced to '0' ing write operat | ion completes | |
| bit 15 bit 14 bit 13 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze of 1 = Freeze of 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asyn In Asynchronov 1 = Writes to i 0 = Back-to-b In Synchronov This bit has nor TWIP: Asynchronov 1 = Asynchronov 1 = Asynchronov 1 = Asynchronov 1 = Asynchronov | a bit nabled isabled in Debug Exce peration when operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Timer <u>ous Timer mode</u> o effect. nronous Timer <u>ous Timer mode</u> o effect. | eption Mode bit CPU is in Debu n CPU is in De ebug Exception then device ent le mode er Write Disable le: TMR1 are igno enabled (legad e: Write in Progre le: 'MR1 register in | ug Exception m bug Exception n mode only, it ters Idle mode e bit pred until pendi cy asynchronou ess bit n progress | mode is forced to '0' ing write operat | ion completes | |
| bit 15 bit 14 bit 13 bit 12 | ON: Timer Or 1 = Timer is e 0 = Timer is d FRZ: Freeze i 1 = Freeze op 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue TWDIS: Asynch 1 = Writes to i 0 = Back-to-b In Synchronor This bit has nor TWIP: Asynch 1 = Asynchronor 1 = Asynchronor In Synchronor 1 = Asynchronor In Synchronor 1 = Asynchronor In Synchronor 1 = Asynchronor 1 = Myrites to i | a bit nabled isabled in Debug Exce peration when operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Timer <u>ous Timer mode</u> o effect. nronous Timer <u>ous Timer mode</u> o effect. nronous Timer <u>ous Timer mode</u> nous write to T nous write to T | Pption Mode bit CPU is in Debu n CPU is in Debu ebug Exception then device ent le mode er Write Disable le: TMR1 are igno enabled (legac 2: Write in Progre le: MR1 register in TMR1 register of | ug Exception m bug Exception n mode only, it ters Idle mode e bit pred until pendi cy asynchronou ess bit n progress | mode is forced to '0' ing write operat | ion completes | |
| bit 15 bit 14 bit 13 bit 12 | ON: Timer Or 1 = Timer is e 0 = Timer is e 0 = Timer is d FRZ: Freeze of 0 = Continue Note: FRZ i SIDL: Stop in 1 = Discontinue 0 = Continue TWDIS: Asyn In Asynchrono 1 = Writes to a 0 = Back-to-b In Synchrono This bit has ne TWIP: Asynch 0 = Asynchrono 1 = Asynchrono 0 = Asynchrono This bit is reading This bit is reading | a bit nabled isabled in Debug Exce peration when operation when s writable in D Idle Mode bit ue operation w operation in Id chronous Timer <u>ous Timer mode</u> o effect. nronous Timer <u>ous Timer mode</u> o effect. nronous Timer <u>ous Timer mode</u> nous write to T nous write to T | Pption Mode bit CPU is in Debu n CPU is in Debu ebug Exception then device ent le mode er Write Disable le: TMR1 are igno enabled (legate E Write in Progree E MR1 register in MR1 register of MR1 register of | ug Exception m bug Exception n mode only, it ters Idle mode e bit pred until pendi cy asynchronou ess bit n progress | mode is forced to '0' ing write operat | ion completes | |

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

| bit 7 | TGATE: Gated Time Accumulation Enable bit |
|---------|---|
| | When TCS = 1: |
| | This bit is ignored and read '0'. |
| | <u>When TCS = 0</u> : |
| | 1 = Gated time accumulation is enabled |
| | 0 = Gated time accumulation is disabled |
| bit 6 | Reserved: Write '0'; ignore read |
| bit 5-4 | TCKPS<1:0>: Timer Input Clock prescaler Select bits |
| | 11 = 1:256 prescale value |
| | 10 = 1:64 prescale value |
| | 01 = 1:8 prescale value |
| | 00 = 1:1 prescale value |
| bit 3 | Reserved: Write '0'; ignore read |
| bit 2 | TSYNC: Timer External Clock Input Synchronization Selection bit |
| | <u>When TCS = 1:</u> |
| | 1 = External clock input is synchronized |
| | 0 = External clock input is not synchronized |
| | <u>When TCS = 0:</u> |
| | This bit is ignored and read '0'. |
| bit 1 | TCS: Timer Clock Source Select bit |
| | 1 = External clock from T1CKI pin |
| | 0 = Internal peripheral clock |
| bit 0 | Reserved: Write '0'; ignore read |

13.3 Modes of Operation

The 16-bit Timer1 peripheral can operate as a synchronous timer using internal or external clock sources, or as a gated timer using internal clock source and external clock pin, or as an asynchronous timer using an external asynchronous clock source, such as the low-power secondary oscillator. Each mode is easily configured and described in the following sections.

13.3.1 CONSIDERATIONS FOR ALL TIMER 1 MODES

- Timer1 module is disabled and powered off when the ON bit (T1CON<15>) = 0, thus providing maximum power savings. All other TxCON bits remain unchanged.
- Updates to the T1CON register should only be performed when the timer module is disabled, ON bit (T1CON<15>) = 0.
- Timer1 continues operating when the CPU goes into Idle mode if the "Stop In Idle mode" control bit is disabled, SIDL (TxCON<13>) bit = 0. If enabled, SIDL = 1, the timer module stops operation while the CPU is in Idle mode.
- Setting or clearing the ON bit (T1CON<15>) and any other bits in T1CON in the same instruction may cause undefined behavior. The user is advised to program the T1CON register with the desired settings with one instruction, and then set the ON bit in a subsequent instruction.

13.3.2 SYNCHRONOUS INTERNAL TIMER

In this mode, the timer clock source is the internal PBCLK (Peripheral Bus Clock), TCS (TxCON<1>) = 0. Clock synchronization is not required, therefore the Timer1 Synchronization bit, TSYNC (T1CON<2>), is ignored. The TMR1 Count register increments on every PBCLK clock cycle when the timer clock prescale <TCKPS> is 1:1.

Timer1 generates a timer match event after the TMR1 Count register matches the PR1 Period register value (mid-clock cycle on the falling edge), then resets to 0x0000 on the next PBCLK clock cycle. See **Section 13.5 "Timer Interrupts**" regarding timer events and interrupts.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = PBCLK/N and the TMRx Count register increments on every Nth PBCLK clock. For further details regarding the timer prescaler, refer to **Section 13.4.2 "Timer Clock Prescaler"**.

The following steps should be performed to properly configure the Timer1 peripheral for Timer mode operation.

- 1. Clear ON control bit (T1CON<15>) = 0 to disable timer.
- 2. Configure TCKPS control bits (T1CON<5:4) to select desired timer clock prescale.
- 3. Set TCS control bit (T1CON<1>) = 0 to select the internal PBCLK clock source.
- 4. Clear TMR1 register.
- 5. Load PR1 register with desired 16-bit match value.
- 6. If timer interrupts are to be used, refer to **Section 13.5 "Timer Interrupts"** for interrupt configuration steps.
- 7. Set ON control bit = 1 to enable Timer.

EXAMPLE 13-1: SYNCHRONOUS INTERNAL TIMER INITIALIZATION

| T1CON = 0x0 // | Stop and Init Timer |
|-----------------------------|----------------------|
| TMR1 = 0x0; // | Clear timer register |
| <pre>PR1 = 0xFFFF; //</pre> | Load period register |
| T1CONSET = 0x8000;// | Start Timer |

13.3.3 SYNCHRONOUS EXTERNAL TIMER

In this mode, the timer clock source is an external clock source or pulse applied to the T1CK pin, TCS (T1CON<1>) = 1. To provide synchronization, Timer1 synchronization bit TSYNC (T1CON<2>) must be set (= 1). The 16-bit TMR1 Count register increments on every synchronized rising edge of an external clock when the timer clock prescale <TCKPS> is 1:1.

Timer1 generates a timer match event after the TMR1 Count register matches the PR1 Period register value (mid-clock cycle on the falling edge), then resets to 0x0000 on the next synchronized external clock cycle. The timer continues to increment and repeat the period match until the timer is disabled. For further details regarding timer events and interrupts, see Section 13.5 "Timer Interrupts".

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (external clock/N), therefore, the TMRx Count register increments on every Nth external synchronized clock cycle. For further details regarding timer prescaler, refer to **Section 13.4.2 "Timer Clock Prescaler**".

13.3.3.1 Considerations

- When using an external clock source, regardless of the Timer1 prescale value, 2-3 external clock cycles are required, after the ON bit = 1, before the TMR1 register begins incrementing.
- Timer1 will not operate from a synchronized external clock source while the CPU is in SLEEP mode, since the synchronizing PB clock is disabled during Sleep mode.

The following steps should be performed to properly configure the Timer1 peripheral for Synchronous Counter mode operation.

- 1. Clear control bit, ON (T1CON<15>) = 0, to disable Timer1.
- 2. Select the desired timer prescaler using bits, TCKPS<1:0> (T1CON<5:4).
- 3. Set control bit, TCS (T1CON<1>) = 1, to select an external clock source.
- 4. Set control bit, TSYNC (T1CON<2>) = 1, to enable synchronization.
- 5. Clear Timer register TMR1.
- Load Period register PR1 with desired 16-bit match value.
- If timer interrupts are used, refer to Section 13.5 "Timer Interrupts" for interrupt configuration steps.
- 8. Set control bit, ON (T1CON<15>) = 1, to enable Timer1.

EXAMPLE 13-2: SYNCHRONOUS

EXTERNAL TIMER

| T1CON = 0x0; T1CON = 0x0036 | | Stop Timer and reset Set prescaler=1:256, external clock, synchronous mode |
|--------------------------------|------|---|
| TMR1 = 0x0; PR1 = 0x3FFF; | | Clear timer register Load period register |
| T1CONSET = 0x8000; | // | Start Timer |

13.3.4 ASYNCHRONOUS EXTERNAL TIMER

In this mode, the timer clock source is an external clock source or pulse applied to the T1CK pin, TCS (T1CON<1>) = 1. Clock synchronization is not required, therefore, the Timer1 clock synchronization bit should be cleared, TSYNC (T1CON<2>) = 0. The 16-bit TMR1 Count register increments on every rising edge of an external clock when the timer clock prescale <TCKPS> is 1:1.

Timer1 generates a timer match event after the TMR1 Count register matches the PR1 register value (midclock cycle on the falling edge), then resets to 0x0000 on the next external clock cycle. The timer continues to increment and repeat the period match until the timer is disabled. For further details regarding timer events and interrupts, see **Section 13.5 "Timer Interrupts"**.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (external clock/N), therefore, the TMR1 Count register increments on every Nth external clock cycle. For further details regarding the timer prescaler, refer to **Section 13.4.2** "**Timer Clock Prescaler**".

13.3.4.1 Considerations

- Regardless of the Timer1 prescale setting, 2-3 external clocks are required after the ON bit = 1, before the TMR1 register begins incrementing.
- Timer1 can operate while the CPU is in Sleep mode.
- The Timer1 interrupt can be used to wake the CPU from Sleep mode.
- Typical use is with the Secondary Low-Power Oscillator, SOSC and RTCC Real-Time Clock Calendar peripheral.

Note: The SOSC oscillator may be used by the CPU as a low-power clock source. Timer 1 does not have exclusive usage to this oscillator. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) regarding the operation of the Secondary Low-Power Oscillator.

13.4 Reading and Writing TMR1 Register

Due to the asynchronous nature of Timer1 operating in Asynchronous Clock mode, reading and writing to the TMR1 Count register requires synchronization between the asynchronous clock source and the internal PBCLK (Peripheral Bus Clock). Timer1 features a Timer Write Disable (TWDIS) control bit (T1CON<12>) and a TWIP (TImer Write in Progress) Status bit (T1CON<11>). These bits provide the user with 2 options for safely writing to the TMR1 Count register while Timer1 is enabled. These bits have no affect in Synchronous Clock modes.

- Option 1 Legacy Timer1 Write mode, TWDIS bit

 0. To determine when it is safe to write to the
 TMR1 Count register, it is recommended to poll
 the TWIP bit. When TWIP = 0, it is safe to perform
 the next write operation to the TMR1 Count regis ter. When TWIP = 1, the previous write operation
 to the TMR1 Count register is still being synchro nized and any additional write operations should
 wait until TWIP = 0.
- Option 2 New synchronized Timer1 Write mode, TWDIS bit = 1. A write to the TMR1 Count register can be performed at any time. However, if the previous write operation to the TMR1 Count register is still being synchronized, any additional write operations are ignored.

Writing to the TMR1 Count register requires 2 to 3 asynchronous external clock cycles for the value to be synchronized into the TMR1 Count register.

Reading from the TMR1 Count register requires 2 PBCLK cycle delays between the current unsynchronized value in the TMR1 Count register and the synchronized value returned by the read operation. In other words, the value read is always 2 PBCLK cycles behind the actual value in the TMR1 Count register.

The following steps should be performed to properly configure the Timer1 peripheral for Asynchronous Counter mode operation.

- 1. Clear control bit, ON (T1CON<15>) = 0, to disable Timer1.
- 2. Select the desired timer prescaler using bits, TCKPS<1:0> (T1CON<5:4).
- 3. Set control bit, TCS (T1CON<1>) = 1, to select an external clock source.
- 4. Set control bit, TSYNC (T1CON<2>) = 0, to disable synchronization.
- 5. Clear Timer Register, TMR1.
- 6. Load Period Register, PR1, with desired 16-bit match value.
- 7. If timer interrupts are used, refer to **13.5 "Timer** Interrupts" for interrupt configuration steps.
- Set control bit, ON (T1CON<15>) = 1, to enable Timer1.

EXAMPLE 13-3: ASYNCHRONOUS

EXTERNAL TIMER

| $T1CON = 0 \times 0;$ | 11 | Stop Time and reset |
|--------------------------|-----|------------------------|
| $T1CON = 0 \times 0012;$ | 11 | Set prescaler at 1:8, |
| | // | external clock source, |
| | // | asynchronous mode |
| $TMR1 = 0 \times 0;$ | // | Clear timer register |
| PR1 = 0x7FFF; | // | Load period register |
| T1CONSET = 0x8000; | // | Start Timer |
| 11001021 0110000, | , , | Sourd Timor |

13.4.1 Synchronous Internal Gated Timer

In this mode, the timer clock source can only be the internal PBCLK (Peripheral Bus Cock), TCS (T1CON<1>) = 0. The T1CK pin provides the gating mechanism to enable and disable the timer counting, TGATE (T1CON<7>) = 1. Clock synchronization is not required, therefore Timer1 synchronization bit, TSYNC (T1CON<2>), is ignored. The 16-bit TMR1 Count register is enabled on the rising edge of the T1CK pin and increments on every internal PBCLK cycle when the timer clock prescale <TCKPS> is 1:1.

The timer increments until the TMR1 Count register matches the PR1 register value. The TMR1 Count register resets to 0x0000 on the next PBCLK clock cycle. A timer match event is not generated. The timer continues to increment and repeat the period match until the falling edge of the T1CK pin or the timer is disabled. On the falling edge of the gate signal, a timer gate event is generated and the TMR1 Count register stops counting, but is not reset to 0x0000. The TMR1 Count register must be reset in software. For further details regarding timer events and interrupts, see **Section 13.5 "Timer Interrupts**".

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (PBCLK/N); therefore, the TMR1 Count register increments on every Nth PBCLK clock cycle. For further details regarding timer prescaler, refer to **Section 13.4.2 "Timer Clock Prescaler"**.

The following steps should be performed to properly configure the Timer1 peripheral for Gated Timer mode operation:

- 1. Clear control bit, ON (T1CON<15>) = 0, to disable Timer1.
- 2. Select the desired timer prescaler using bits, TCKPS<1:0> (T1CON<5:4>).
- 3. Set control bit, TCS (T1CON<1>) = 0, to select the internal clock source.
- 4. Set control bit TGATE (T1CON<6>) = 1.
- 5. Clear Timer register, TMR1.
- 6. Load Period register, PR1, with desired 16-bit match value.
- 7. If timer interrupts are used, refer to **Section 13.5** "**Timer Interrupts**" for interrupt configuration steps.
- Set control bit ON, (T1CON<15>) = 1, to enable Timer1.

EXAMPLE 13-4: SYNCHRONOUS INTERNAL GATED TIMER INITIALIZATION

| T1CON = 0x0060; // | Stop Timer and reset Enable gated mode, prescaler at 1:64, internal clock source |
|----------------------|---|
| TMR1 = 0x0; // | internal clock source Clear timer register Load period register |
| T1CONSET = 0x8000;// | Start Timer |

13.4.2 TIMER CLOCK PRESCALER

Timer clock prescale bits, TCKPS<1:0> (T1CON<5:4>), are used to divide the timer clock source, permitting the TMR register to increment on every 1, 8, 64, or 256 (PBCLK or external) clock cycles. For example, if the clock prescale is 1:8, then the timer increments on every 8th timer clock cycle.

Associated with the clock prescale selection bits is a prescale counter. This prescale counter is cleared when any of the following conditions occur:

- Any device Reset, except a Power-on Reset
- The timer is disabled

• A write to the TMR register

| Note: | When the timer clock source is external and the timer clock prescale = N (other than 1:1), 2 to 3 external clock cycles are |
|-------|---|
| | required to reset and synchronize the prescaler. |

- When the timer clock source is external and the timer clock prescale = N (other than 1:1), 2 to 3 external clock cycles are required, after the timer ON bit is set = 1, before the TMR1 Count register increments.
- After a timer match event (TMR1 = PR1) and depending on the timer clock prescale setting N (other than 1:1), the timer will require N/2 additional (PBCLK or external) clock cycles before the TMR1 Counter register reset to 0x0000. Reading the TMR1 Count register just after the timer match event, but before the TMR1 Count register is rest, will return the timer match value.

13.5 Timer Interrupts

Timer1 can generate an interrupt on a period match event or a gate event, caused by the falling edge of the external gate signal.

Timer1 sets the interrupt flag bit, T1IF (IFS0<4>), whenever a Timer1 event is generated. Refer to a specific Timer mode for details regarding event conditions. When a Timer1 event is generated, the interrupt flag bit is set within 1 PBCLK + 2 SYSCLK cycles. If Timer1 Interrupt Enable bit is set, T1IE (IEC0<4>) = 1, an interrupt is generated.

The Timer1 module is enabled as a source of interrupts through its respective interrupt enable bit, T1IE (IEC0<4>). The Timer1 Interrupt Flag, T1IF (IFS0<4>), must be cleared in software.

The interrupt priority level bits and interrupt subpriority level bits must be also be configured:

- T1IP<2:0> (IPC1<4:2>)
- T1IS<1:0> (IPC1<1:0)

Setting Timer1 interrupt priority level = 0 effectively disables the timer's ability to generate an interrupt.

In addition to enabling the Timer1 interrupt, an Interrupt Service Routine, ISR, is generally required. Below is a partial code example of an ISR.

Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.

EXAMPLE 13-5: TIMER INTERRUPT AND PRIORITIES

```
T1CON = 0x0
                        // Stop the Timer and Reset Control register
                       // Set prescaler at 1:1, internal clock source
                       // Clear timer register
TMR1 = 0 \times 0;
PR1 = 0xFFFF;
                       // Load period register
IPC1SET = 0x000C;
                     // Set priority level=3
IPC1SET = 0 \times 0001;
                       // Set subpriority level=1
                       // Could have also done this in single
                       // operation by assigning IPC1SET = 0x000D
IFSOCLR = 0x0010;
                       // Clear Timer interrupt status flag
                       // Enable Timer interrupts
IECOSET = 0 \times 0010;
T1CONSET = 0x8000;
                       // Start Timer
```

EXAMPLE 13-6: TIMER ISR

```
void __ISR(_TIMER_1_VECTOR, ipl3) T1_Interrupt_ISR(void)
{
    ... perform application specific operations in response to the interrupt
    IFSOCLR = 0x0010; // Be sure to clear the Timer 1 interrupt status
}
```

Note: The timer ISR code example shows MPLAB[®] C32 C Compiler specific syntax. Refer to your compiler manual regarding support for ISRs.

13.6 I/O Pin Configuration

Table 13-4 provides a summary of I/O pin resources associated with Timer1. The table shows the settings required to make each I/O pin work with a specific timer module.

TABLE 13-4: I/O PIN CONFIGURATION FOR USE WITH THE TIMER MODULE

| | Required Settings for Module Pin Control | | | | | | |
|-----------------|---|---------------------------------|-----------------------------|-------|-------------|----------------|----------------------------------|
| I/O Pin Name | Required | Module Enable ⁽²⁾ | Bit Field ⁽²⁾ | TRIS | Pin Type | Buffer Type | Description |
| T1CK | Yes ⁽¹⁾ | ON | TCS, TGATE | Input | I | ST | Timer1 External Clock/Gate Input |

Legend:

 $CMOS = CMOS \text{ compatible input or output} \qquad ST = Schmitt Trigger input with CMOS levels$ $I = Input \qquad O = Output$

Note 1: This pin is only required for Gated Timer or External Synchronous Clock modes. Otherwise, this pin can be used for general purpose I/O and requires the user to set the corresponding TRIS control register bits.

2: This bit is located in the T1CON register.

NOTES:

14.0 TIMERS 2, 3, 4, 5

| Note: | This data sheet summarizes the features of | | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | | | | |
| | detailed description of this peripheral. | | | | | | | | | | |

This family of PIC32MX devices features four synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events. The following modes are supported:

- Synchronous Internal 16-bit Timer
- Synchronous Internal 16-bit Gated Timer
- Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- Synchronous Internal 32-bit Timer
- Synchronous Internal 32-bit Gated Timer
- Synchronous External 32-bit Timer

| Note: | Throughout this chapter, references to | | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|--|
| | registers TxCON, TMRx, and PRx use 'x' | | | | | | | | | | |
| | to represent Timer2 through 5 in 16-bit | | | | | | | | | | |
| | modes. In 32-bit modes, 'x' represents | | | | | | | | | | |
| | Timer2 or 4; 'y' represents Timer3 or 5. | | | | | | | | | | |

| TABLE 14-1: | TIMER FEATURES |
|-------------|----------------|
| | |

14.1 Additional Supported Features

- Selectable clock prescaler
- Timers operational during CPU IDLE
- Time base for input capture and output compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 only)
- Fast bit manipulation using CLR, SET and INV registers

Table 14-1 highlights the available features of these timers.

| Timers | Low-Power Oscillator | Asynchronous External Clock | 16-bit Synchronous Timer | 32-bit Synchronous Timer ⁽¹⁾ | Gated Timer | Special Event Trigger |
|--------|-------------------------|--------------------------------|--------------------------------|---|-------------|-----------------------------|
| 2, 4 | No | No | Yes | Yes | Yes | No |
| 3, 5 | No | No | Yes | Yes | Yes | Yes ⁽²⁾ |

Note 1: 32-bit mode requires combining timers 2 and 3 or timers 4 and 5.

2: ADC event trigger supported by Timer3 only.









3: ADC event trigger is available only on Timer2/3 pair.

| TABLE 14 | -1: IIME | :KZ 21 | -R SUMM | ART | | | - | - | | - |
|--------------------|----------|--------|---------|----------|---------------|----------------|----------------|---------------|----------|------------------|
| Virtual Address | Name |) | | | | | | | | Bit 24/16/8/0 |
| BF80_0800 | T2CON | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | - | | _ | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | _ | | | _ | |
| | | 7:0 | TGATE | - | TCKPS<2:0> | > | T32 | — | TCS | — |
| BF80_0804 | T2CONCLR | 31:0 | | Write cl | ears selecte | d bits in T2C | ON, read yie | elds undefine | ed value | |
| BF80_0808 | T2CONSET | 31:0 | | Write s | sets selected | bits in T2C0 | ON, read yiel | ds undefined | d value | |
| BF80_080C | T2CONINV | 31:0 | | Write in | verts selecte | d bits in T2C | CON, read yi | elds undefine | ed value | |
| BF80_0810 | TMR2 | 31:24 | — | _ | _ | _ | — | — | _ | — |
| | | 23:16 | — | _ | _ | _ | — | — | _ | — |
| | | 15:8 | | | | TMR2- | <15:8> | | | |
| | | 7:0 | | | | TMR2 | 2<7:0> | | | |
| BF80_0814 | TMR2CLR | 31:0 | | Write c | lears selecte | ed bits in TM | R2, read yie | lds undefine | d value | |
| BF80_0818 | TMR2SET | 31:0 | | Write | sets selecte | d bits in TMF | R2, read yield | ds undefined | value | |
| BF80_081C | TMR2INV | 31:0 | | Write ir | verts select | ed bits in TM | IR2, read yie | lds undefine | d value | |
| BF80_0820 | PR2 | 31:24 | — | | | | _ | — | | _ |
| | | 23:16 | — | | | | _ | — | | _ |
| | | 15:8 | | | | PR2< | :15:8> | | | |
| | | 7:0 | | | | PR2 | <7:0> | | | |
| BF80_0824 | PR2CLR | 31:0 | | Write | clears select | ted bits in PF | R2, read yield | ds undefined | value | |
| BF80_0828 | PR2SET | 31:0 | | Write | sets selecte | ed bits in PR | 2, read yield | s undefined | value | |
| BF80_082C | PR2INV | 31:0 | | Write i | nverts selec | ted bits in PF | R2, read yiel | ds undefined | l value | |

TABLE 14-1: TIMER2 SFR SUMMARY

| IADLE 14-2. IIWIERZ INTERRUPT REGISTER SUWIWART | TABLE 14-2: | TIMER2 INTERRUPT REGISTER SUMMARY ⁽¹⁾ |
|---|-------------|--|
|---|-------------|--|

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| BF88_1030 | IFS0 | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| BF88_10B0 | IPC2 | 7:0 | — | — | _ | T2IP<2:0> | | T2IS- | <1:0> | |

Note 1: This summary table contains partial register definitions that only pertain to the Timer2 peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

| Virtual Address | Name |) | Bit Bit Bit Bit 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 | | | | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------|-------|--|--|----------------|---------------|-------------------|-------------------|------------------|------------------|
| BF80_0A00 | T3CON | 31:24 | | | | — | — | _ | — | |
| | | 23:16 | | | | — | _ | _ | — | — |
| | | 15:8 | ON | FRZ | SIDL | — | _ | _ | — | — |
| | | 7:0 | TGATE | - | TCKPS<2:0> | • | _ | _ | TCS | — |
| BF80_0A04 | T3CONCLR | 31:0 | | Write clears selected bits in T3CON, read yields undefined value | | | | | | |
| BF80_0A08 | T3CONSET | 31:0 | Write sets selected bits in T3CON, read yields undefined value | | | | | | | |
| BF80_0A0C | T3CONINV | 31:0 | | Write in | verts selecte | d bits in T3C | ON, read yie | elds undefine | ed value | |
| BF80_0A10 | TMR3 | 31:24 | — | _ | _ | _ | _ | _ | _ | — |
| | | 23:16 | — | _ | _ | _ | _ | _ | _ | — |
| | | 15:8 | | | | TMR3- | <15:8> | | | |
| | | 7:0 | | | | TMR3 | <7:0> | | | |
| BF80_0A14 | TMR3CLR | 31:0 | | Write c | lears selecte | ed bits in TM | R3, read yie | lds undefined | d value | |
| BF80_0A18 | TMR3SET | 31:0 | | Write | sets selected | d bits in TMF | 3, read yield | ds undefined | value | |
| BF80_0A1C | TMR3INV | 31:0 | | Write ir | nverts selecte | ed bits in TM | R3, read yie | lds undefine | d value | |

TABLE 14-3: TIMER3 SFR SUMMARY

| TABLE 14-3: | TIMER3 SFR SUMMAR | (CONTINUED) |
|-------------|-------------------|-------------|
|-------------|-------------------|-------------|

| IXDEE 14 | 0. 11111 | | | | | / | | | | | |
|--------------------|----------|--------|--|---|---------------|----------------|----------------|--------------|-------|------------------|--|
| Virtual Address | Name | 9 | Bit Bit <th>Bit 24/16/8/0</th> | | | | | | | Bit 24/16/8/0 | |
| BF80_0A20 | PR3 | 31:24 | — | _ | _ | _ | — | — | _ | _ | |
| | | 23:16 | — | _ | _ | _ | — | — | _ | _ | |
| | | 15:8 | PR3<15:8> | | | | | | | | |
| | | 7:0 | | PR3<7:0> | | | | | | | |
| BF80_0A24 | PR3CLR | 31:0 | | Write | clears select | ted bits in PF | R3, read yield | ds undefined | value | | |
| BF80_0A28 | PR3SET | 31:0 | | Write | sets selecte | ed bits in PR | 3, read yield | s undefined | value | | |
| BF80_0A2C | PR3INV | 31:0 | | Write inverts selected bits in PR3, read yields undefined value | | | | | | | |
| TABLE 14 | -4: TIME | ER3 IN | TERRUP | REGIST | ER SUMN | IARY | | | | | |
| Virtual | Name | - | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | |

| Address | Name | 9 | 31/23/15/7 | 30/22/14/6 | 29/21/13/5 | 28/20/12/4 | 27/19/11/3 | 26/18/10/2 | 25/17/9/1 | 24/16/8/0 |
|-----------|------|------|------------|------------|------------|------------|------------|------------|-----------|-----------|
| BF88_1060 | IEC0 | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| BF88_1030 | IFS0 | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| BF88_10C0 | IPC3 | 7:0 | — | — | _ | | T3IP<2:0> | | T3IS- | <1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Timer 3 peripheral. Refer to the PIC32MX Family Reference Manual (DS61132) for a detailed description of these registers.

| REGIOTEI | ••••• | | | | | | | | | |
|--------------------|----------|-------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | • | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF80_0C00 | T4CON | 31:24 | | | | _ | | — | | _ |
| | | 23:16 | — | _ | _ | | _ | _ | | |
| | | 15:8 | ON | FRZ | SIDL | - | — | — | | - |
| | | 7:0 | TGATE | - | TCKPS<2:0> | > | T32 | — | TCS | _ |
| BF80_0C04 | T4CONCLR | 31:0 | | Write clears selected bits in T4CON, read yields undefined value | | | | | | |
| BF80_0C08 | T4CONSET | 31:0 | | Write sets selected bits in T4CON, read yields undefined value | | | | | | |
| BF80_0C0C | T4CONINV | 31:0 | | Write inverts selected bits in T4CON, read yields undefined value | | | | | | |
| BF80_0C10 | TMR4 | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | — | — | — | _ | — | — | _ | _ |
| | | 15:8 | TMR4<15:8> | | | | | | | |
| | | 7:0 | | TMR4<7:0> | | | | | | |
| BF80_0C14 | TMR4CLR | 31:0 | | Write c | lears selecte | ed bits in TM | R4, read yie | lds undefine | d value | |
| BF80_0C18 | TMR4SET | 31:0 | | Write | sets selected | d bits in TMF | R4, read yield | ds undefined | value | |
| BF80_0C1C | TMR4INV | 31:0 | | Write in | verts selecte | ed bits in TM | R4, read yie | lds undefine | d value | |
| BF80_0C20 | PR4 | 31:24 | — | — | — | _ | — | — | _ | _ |
| | | 23:16 | — | — | — | _ | — | — | _ | _ |
| | | 15:8 | 5:8 PR4<15:8> | | | | | | | |
| | | 7:0 | PR4<7:0> | | | | | | | |
| BF80_0C24 | PR4CLR | 31:0 | | Write clears selected bits in PR4, read yields undefined value | | | | | | |
| BF80_0C28 | PR4SET | 31:0 | | Write | sets selecte | d bits in PR | 4, read yield | s undefined | value | |
| BF80_0C2C | PR4INV | 31:0 | | Write i | nverts selec | ted bits in PF | R4, read yiel | ds undefined | l value | |

REGISTER 14-5: TIMER4 SFR SUMMARY

REGISTER 14-6: TIMER4 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10D0 | IPC4 | 7:0 | — | — | — | | T4IP<2:0> | | T4IS• | <1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Timer4 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| IABLE 14- | E 14-7: IIMERS SFR SUMMARY | | | | | | | | | |
|--------------------|----------------------------|-------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF80_0E00 | T5CON | 31:24 | — | | | | — | — | — | — |
| | | 23:16 | — | _ | — | — | — | — | — | — |
| | | 15:8 | ON | FRZ | SIDL | _ | _ | — | _ | _ |
| | | 7:0 | TGATE | - | TCKPS<2:0> | > | — | — | TCS | _ |
| BF80_0E04 | T5CONCLR | 31:0 | | Write clears selected bits in T5CON, read yields undefined value | | | | | | |
| BF80_0E08 | T5CONSET | 31:0 | | Write sets selected bits in T5CON, read yields undefined value | | | | | | |
| BF80_0E0C | T5CONINV | 31:0 | | Write inverts selected bits in T5CON, read yields undefined value | | | | | | |
| BF80_0E10 | TMR5 | 31:24 | | | | | _ | _ | | |
| | 23:16 | | | | | | _ | — | _ | _ |
| | | 15:8 | TMR5<15:8> | | | | | | | |
| | | 7:0 | | TMR5<7:0> | | | | | | |
| BF80_0E14 | TMR5CLR | 31:0 | | Write c | lears selecte | ed bits in TM | R5, read yie | lds undefine | d value | |
| BF80_0E18 | TMR5SET | 31:0 | | Write | sets selected | d bits in TMF | R5, read yield | ds undefined | l value | |
| BF80_0E1C | TMR5INV | 31:0 | | Write in | verts selecte | ed bits in TM | IR5, read yie | lds undefine | ed value | |
| BF80_0E20 | PR5 | 31:24 | - | _ | - | _ | _ | _ | - | — |
| | | 23:16 | - | _ | - | _ | _ | _ | - | — |
| | | 15:8 | 15:8 PR5<15:8> | | | | | | | |
| | | 7:0 | | | | PR5< | <7:0> | | | |
| BF80_0E24 | PR5CLR | 31:0 | | | | | R5, read yiel | | | |
| BF80_0E28 | PR5SET | 31:0 | | Write | sets selecte | d bits in PR | 5, read yield | s undefined | value | |
| BF80_0E2C | PR5INV | 31:0 | | Write i | nverts select | ted bits in PF | R5, read yiel | ds undefined | d value | |

TABLE 14-7: TIMER5 SFR SUMMARY

TABLE 14-8: TIMER5 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Nan | ne | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10E0 | IPC5 | 7:0 | _ | _ | _ | | T5IP<2:0> | | T5IS∢ | <1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Timer5 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

14.2 Control Registers

| REGISTER | 14-9: T2CON | , T4CON: TIME | ER2 AND TIM | ER4 CONTRO | L REGISTER | | | |
|--------------|---|--------------------|----------------|----------------------------------|-----------------|------------------|-----------|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| | — | — | — | — | | — | _ | |
| bit 31 | | | | | | | bit 24 | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| | | | _ | | | | | |
| bit 23 | | | | | | | bit 16 | |
| DAMO | DAMO | D/M/ O | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x | |
| ON bit 15 | FRZ | SIDL | | | _ | — | bit 8 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | R/W-0 | r-x | |
| TGATE | | TCKPS<2:0> | | T32 | | TCS | _ | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readabl | e hit | W = Writable | hit | P – Program | mahle hit | r = Reserved b | hit | |
| | Readable bitW = Writable bitP = Programmable bitr = Reserved bInimplemented bit-n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | | |
| | | | | 1, x = 01101 | **** | | | |
| bit 31-16 | Reserved: W | rite '0'; ignore r | read | | | | | |
| bit 15 | ON: Timer Or | ON: Timer On bit | | | | | | |
| | 1 = Timer is e | | | | | | | |
| | 0 = Timer is d | lisabled | | | | | | |
| bit 14 | | in Debug Exce | | | | | | |
| | | | | ug Exception method by Exception | | | | |
| | Note: FRZ | is writable in De | ebug Exceptio | n mode only, it | is forced to '0 | ' in normal mode |). | |
| bit 13 | SIDL: Stop in | | 0 1 | | | | | |
| | | ue operation wl | hen device en | ters Idle mode | | | | |
| | | operation in Idl | | | | | | |
| bit 12-8 | Reserved: W | rite '0'; ignore r | read | | | | | |
| bit 7 | TGATE: Gate | d Time Accum | ulation Enable | e bit | | | | |
| | When TCS = | 1: | | | | | | |
| | This bit is igno | ored and read ' | 0'. | | | | | |
| | When TCS = | | | | | | | |
| | | e accumulation | | | | | | |
| | 0 = Gated tim | e accumulatior | n is disabled | | | | | |
| bit 6-4 | TCKPS<2:0> | : Timer Input C | lock prescale | r Select bits | | | | |
| | | orescale value | | | | | | |
| | 110 = 1:64 pr | | | | | | | |
| | 101 = 1:32 pr 100 = 1:16 pr | | | | | | | |
| | 011 = 1:8 pre | | | | | | | |
| | 010 = 1:4 pre | | | | | | | |
| | 001 = 1:2 pre | | | | | | | |
| | 000 = 1:1 pre | scale value | | | | | | |
| | | | | | | | | |

REGISTER 14-9: T2CON. T4CON: TIMER2 AND TIMER4 CONTROL REGISTER

- bit 3
 T32: 32-bit Timer Mode Select bits

 1 = TMRx and TMRy form a 32-bit timer

 0 = TMRx and TMRy form separate 16-bit timers

 bit 2
 Reserved: Write '0'; ignore read

 bit 1
 TCS: Timer Clock Source Select bit
- 1 = External clock from TxCK pin0 = Internal peripheral clock
- bit 0 Reserved: Write '0'; ignore read

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
|-------------|---|--|----------------|-----------------|-----------------|------------------|--------|--|--|
| | _ | _ | _ | _ | _ | _ | _ | | |
| oit 31 | | | | | | | bit 24 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| _ | _ | _ | _ | _ | _ | _ | _ | | |
| bit 23 | | | | | | | bit 16 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x | | |
| ON | FRZ | SIDL | — | — | — | — | — | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | rv | rv | R/W-0 | r-x | | |
| TGATE | R/W-0 | TCKPS<2:0> | | r-x | r-x | TCS | 1-X | | |
| bit 7 | | TGRF 3<2.0> | | | _ | 103 | bit (| | |
| | | | | | | | Ditt | | |
| Legend: | | | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | P = Program | mable bit | r = Reserved b | bit | | |
| U = Unimple | | | | | | | | | |
| | | | | , | 1 | | | | |
| bit 31-16 | Reserved: W | Vrite '0'; ignore | read | | | | | | |
| bit 15 | ON: Timer O | ON: Timer On bit | | | | | | | |
| | | 1 = Module is enabled0 = Module is disabled | | | | | | | |
| bit 14 | FRZ: Freeze | in Debug Exce | ption Mode bit | I | | | | | |
| | | peration when operation whe | | • | | | | | |
| | Note: FRZ | is writable in D | ebug Exceptio | n mode only, it | is forced to '0 | ' in normal mode | | | |
| bit 13 | | Idle Mode bit | 0 | | | | | | |
| | 1 = Discontin | ue operation w | hen device en | ters Idle mode | | | | | |
| | | operation in Id | | | | | | | |
| bit 12-8 | Reserved: W | Vrite '0'; ignore | read | | | | | | |
| bit 7 | | ed Time Accum | ulation Enable | e bit | | | | | |
| | <u>When TCS =</u> | | · • ' | | | | | | |
| | - | ored and read | 0. | | | | | | |
| | When TCS = 0: 1 = Gated time accumulation is enabled | | | | | | | | |
| | | ime accumulati | | | | | | | |
| bit 6-4 | TCKPS<1:0> | -: Timer Input C | lock Prescale | r Select bits | | | | | |
| | | prescale value | | | | | | | |
| | 110 = 1:64 prescale value 101 = 1:32 prescale value | | | | | | | | |
| | • | rescale value | | | | | | | |
| | 011 = 1:8 pre | | | | | | | | |
| | 010 = 1:4 pre | | | | | | | | |
| | 001 = 1:2 pre 000 = 1:1 pre | | | | | | | | |
| bit 3-2 | - | | read | | | | | | |
| 511 J-Z | iveseiveu. M | Reserved: Write '0'; ignore read | | | | | | | |

- bit 1 **TCS:** Timer Clock Source Select bit 1 = External clock from TxCK pin
 - 0 = Internal peripheral clock
- bit 0 Reserved: Write '0'; ignore read

14.3 Modes of Operation

The 16-bit (default) and 32-bit mode timer peripherals can operate as synchronous timer/counters using internal or external clock sources, or as synchronous gated timers using an internal clock source and external clock/gate pins. Each mode is easily configured and described in the following sections.

14.3.1 CONSIDERATIONS FOR ALL TIMER MODES

- A timer module is disabled and powered off when the ON bit (TxCON<15>) = 0, thus providing maximum power savings. All other TxCON bits remain unchanged.
- Updates to the TxCON register should only be performed when the timer module is disabled, ON bit (TxCON<15>) = 0.
- A timer continues operating when the CPU goes into Idle mode if the "Stop In Idle mode" control bit is disabled, SIDL (TxCON<13>) bit = 0. If enabled, SIDL = 1, the timer module stops operation while the CPU is in Idle mode.
- Setting or clearing the ON bit (TxCON<15>) and any other bits in the TxCON register during a single instruction may cause undefined behavior. The user is advised to program the TxCON register with the desired settings with one instruction, and then set the ON bit in a subsequent instruction.

14.3.2 16-BIT INTERNAL CLOCK COUNTER/TIMER MODE

In this mode, the timer clock source is the internal PBCLK (Peripheral Bus Clock), TCS (TxCON<1>) = 0. The 16-bit TMRx Count register increments on every internal PBCLK cycle when the timer clock prescale <TCKPS> is 1:1.

The timer generates a timer match event after the TMRx Count register matches the PRx Period register value, then resets to 0x0000 on the next PBCLK clock cycle. The timer continues to increment and repeat the period match until the timer is disabled. For further details regarding timer events and interrupts, see **Section 14.4 Timer Interrupts**.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (PBCLK/N); therefore, the TMRx Count register increments on every Nth PBCLK clock cycle. For further details regarding timer prescaler, refer to **Section 14.3.9 Timer Clock Prescaler**. The following steps should be performed to properly configure the 16-bit Timer peripherals for Timer mode operation:

- 1. Clear ON control bit, (TxCON<15>) = 0, to disable timer.
- 2. Configure TCKPS control bits, (TxCON<6:4), to select desired timer clock prescale.
- 3. Set TCS control bit, (TxCON<1>) = 0, to select the internal PBCLK clock source.
- 4. Clear TMRx register.
- 5. Load PRx register with desired 16-bit match value.
- 6. If timer interrupts are to be used, refer to **Section 14.4 Timer Interrupts** for interrupt configuration steps.
- 7. Set ON control bit = 1 to enable Timer.

EXAMPLE 14-1: 16-BIT INTERNAL CLOCK COUNTER/TIMER INITIALIZATION

| T2CON = 0x0; | //Stop and Init Timer |
|----------------------------|------------------------|
| TMR2 = 0x0; | //Clear timer register |
| <pre>PR2 = 0xFFFF;</pre> | //Load period register |
| $T2CONSET = 0 \times 8000$ |); // Start Timer |

14.3.3 16-BIT SYNCHRONOUS EXTERNAL CLOCK COUNTER/TIMER MODE

In this mode, the timer clock source is an external clock source or pulse applied to the TxCK pin, TCS (TxCON<1>) = 1. The 16-bit TMRx Count register increments on every rising edge of an external clock when the timer clock prescale <TCKPS> is 1:1.

Note: TxCK pins not available on 64-pin devices.

The timer generates a timer match event after the TMRx Count register matches the PRx register value, then resets to 0x0000 on the next external clock cycle. The timer continues to increment and repeat the period match until the timer is disabled. For further details regarding timer events and interrupts, see **Section 14.4 Timer Interrupts**.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (external clock/N); therefore, the TMRx Count register increments on every Nth external clock cycle. For further details regarding the timer prescaler, refer to **Section 14.3.9 Timer Clock Prescaler**.

The following steps should be performed to properly configure the timer peripheral for Synchronous Counter mode operation:

- 1. Clear control bit, ON (TxCON<15>) = 0, to disable timer.
- 2. Select the desired timer prescaler using bits, TCKPS<2:0> (TxCON<6:4).
- Set control bit, TCS (TxCON<1>) = 1, to select an external clock source.
- 4. Clear Timer register, TMRx.
- 5. Load Period register, PRx, with desired 16-bit match value.
- 6. If timer interrupts are used, refer to **Section 14.4 Timer Interrupts** for interrupt configuration steps.
- Set control bit, ON (TxCON<15>) = 1, to enable timer.

EXAMPLE 14-2: 16-BIT SYNCHRONOUS EXTERNAL CLOCK COUNTER/TIMER INITIALIZATION

| $T3CON = 0 \times 0;$ | //Stop and Init Timer |
|-----------------------|--|
| T3CONSET = 0x0072; | //Prescaler=1:256, //external clock |
| $TMR3 = 0 \times 0;$ | //Clear timer register |
| PR3 = 0x3FFF; | //Load period register |
| T3CONSET = 0x8000; | //Start Timer |

14.3.4 16-BIT GATED CLOCK COUNTER/ TIMER MODE

In this mode, the timer clock source can only be the internal PBCLK (Peripheral Bus Clock), TCS (TxCON<1>) = 0. The TxCK pin provides the gating mechanism to enable and disable the timer counting, TGATE (TxCON<7>) = 1. The 16-bit TMRx Count register is enabled on the rising edge of the TxCK pin and increments on every internal PBCLK cycle when the timer clock prescale <TCKPS> is 1:1.

| Note: TxCK pins not available on 64-pin devices |
|---|
|---|

The timer increments until the TMRx Count register matches the PRx register value. The TMRx Count register resets to 0x0000 on the next PBCLK clock cycle. A timer match event is not generated. The timer continues to increment and repeat the period match until the falling edge of the TxCK pin or the timer is disabled. On the falling edge of the gate signal, a timer gate event is generated and the TMRx Count register stops counting, but is not reset to 0x0000. The TMRx Count register must be reset in software. For further details regarding timer events and interrupts, see **Section 14.4 Timer Interrupts**.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (PBCLK/N); therefore, the TMRx Count register increments on every Nth PBCLK clock cycle. For further details regarding timer prescaler, refer to **Section 14.3.9 Timer Clock Prescaler**.

The following steps should be performed to properly configure the timer peripheral for Gated Timer mode operation:

- 1. Clear control bit, ON (TxCON<15>) = 0, to disable Timer.
- 2. Select the desired timer prescaler using bits, TCKPS<2:0> (TxCON<6:4>).
- 3. Set control bit, TCS (TxCON<1>) = 0, to select the internal clock source.
- 4. Set control bit, TGATE (TxCON<7>) = 1.
- 5. Clear Timer register, TMRx.
- 6. Load Period register, PRx, with desired 16-bit match value.
- 7. If timer interrupts are to be used, refer to **Section 14.4 Timer Interrupts** for interrupt configuration steps.
- 8. Set control bit, ON (TxCON<15>) = 1, to enable timer.

EXAMPLE 14-3: 16-BIT GATED CLOCK COUNTER/TIMER INITIALIZATION

| $T4CON = 0 \times 0;$ | //Stop and Init Timer |
|----------------------------|---|
| $T4CON = 0 \times 00E0;$ | //Enable gated mode, //prescaler=1:64, //internal clock |
| TMR4 = 0; | //Clear timer register |
| <pre>PR4 = 0xFFFF;</pre> | //Load period register |
| $T4CONSET = 0 \times 8000$ |);//Start Timer |

14.3.5 32-BIT INTERNAL CLOCK COUNTER/TIMER MODE

In this mode, T32 (TxCON<3>) = 1 and the timer clock source is the internal PBCLK (Peripheral Bus Clock), TCS (TxCON<1>) = 0. The 32-bit TMRxy Count register increments on every internal PBCLK cycle when the timer clock prescale <TCKPS> is 1:1.

The timer generates a timer match event after the TMRxy Count register matches the PRxy Period register value, then resets to 0x00000000 on the next PBCLK clock cycle. The timer continues to increment and repeat the period match until the timer is disabled. For further details regarding timer events and interrupts, see Section 14.4 Timer Interrupts.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (PBCLK/N); therefore, the TMRxy Count register increments on every Nth PBCLK clock cycle. For further details regarding the timer prescaler, refer to **Section 14.3.9 Timer Clock Prescaler**.

14.3.6 CONSIDERATIONS

- 32-bit timer pairs can be created using Timer2 with Timer3, or Timer4 with Timer5.
- With Timer2 or Timer4 enabled, setting the T32 bit (T2CON<3> or T4CON<3>) = 1 automatically enables the corresponding Timer3 or Timer5 module. For this reason, it is not necessary to manually enable Timer3 or Timer5.
- T2CON and T4CON control registers are used for configuring the 32-bit timer operations; Writes to T3CON and T5CON are ignored.
- T2CK and T4CK input pins are utilized for the 32bit gated timer or external synchronous counter operations; T3CK and T5CK are ignored.
- 32-bit timer interrupts use Timer3 or Timer5 interrupt enable bits and interrupt flag bits; Timer2 and Timer4 interrupt enable and interrupt flag bits are ignored.
- Load TMRxy pair by writing the 32-bit value to TMRx.
- Load PRxy pair by writing the 32-bit value to PRx.

The following steps should be performed to properly configure the 32-bit timer peripherals for Timer mode operation.

- 1. Clear control bit, ON (TxCON<15>) = 0, to disable timer.
- 2. Set control bit, T32 (TxCON<3>).
- 3. Select the desired timer prescaler using bits TCKPS<2:0> (TxCON<6:4>).
- 4. Set control bit, TCS (TxCON<1>) = 0, to select the internal clock source.
- 5. Clear Timer register, TMRxy.
- 6. Load Period register, PRxy, with desired 32-bit match value.
- 7. If timer interrupts are used, refer to **Section 14.4 Timer Interrupts** for interrupt configuration steps.
- 8. Set control bit, ON (TxCON<15>) = 1, to enable timer.

| EXAMPLE 14-4: | 32-BIT INTERNAL CLOCK |
|---------------|-----------------------|
| | COUNTER/TIMER |
| | INITIALIZATION |

| //Stop Timer4 and clear |
|--------------------------------|
| //Stop Timer5 and clear |
| // Enable 32-bit mode, |
| // prescaler at 1:8, |
| // internal clock |
| // Clear TMR4 and TMR5 |
| // Same as TMR4 = 0×0 |
| // Load PR4 and PR5 |
| // with 32-bit value |
| // Same as PR4=0xFFFFFFFF |
| // Start Timer |
| |

14.3.7 32-BIT SYNCHRONOUS EXTERNAL CLOCK COUNTER/TIMER MODE

In this mode, T32 (TxCON<3>) = 1 and the timer clock source is an external clock source or pulse applied to the TxCK pin, TCS (TxCON<1>) = 1. The 32-bit TMRxy Count register increments on every synchronized rising edge of an external clock when the timer clock prescale <TCKPS> is 1:1.

Note: TxCK pins not available on 64-pin devices.

The timer generates a timer match event after the TMRxy Count register matches the PRxy register value, then resets to 0x00000000 on the next external clock cycle. The timer continues to increment and repeat the period match until the timer is disabled. For further details regarding timer events and interrupts, see **Section 14.4 Timer Interrupts**.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (external clock/N); therefore, the TMRxy Count register increments on every Nth external clock cycle. For further details regarding timer prescaler, refer to **Section 14.3.9 Timer Clock Prescaler**.

The following steps should be performed to properly configure the 32-bit timer peripheral for Synchronous Counter mode operation:

- 1. Clear control bit, ON (TxCON<15>) = 0, to disable Timer.
- 2. Set control bit, T32 (TxCON<3>).
- 3. Select the desired timer prescaler using bits TCKPS<2:0> (TxCON<6:4>).
- 4. Set control bit, TCS (TxCON<1>) = 1, to select an external clock source.
- 5. Clear Timer register, TMRx.
- 6. Load Period register, PRx, with desired 32-bit match value.
- 7. If timer interrupts are used, refer to **Section 14.4 Timer Interrupts** for interrupt configuration steps.
- Set control bit, ON (TxCON<15>) = 1, to enable timer.

EXAMPLE 14-5: 32-BIT SYNCHRONOUS EXTERNAL CLOCK COUNTER/TIMER INITIALIZATION

| $T2CON = 0 \times 0;$ | //Stop Timer2 and clear |
|-----------------------|---------------------------|
| T3CON = 0x0; | //Stop Timer3 and clear |
| T2CONSET = 0x000 | 6A //32-bit mode, |
| | //external clock, |
| | //prescale=1:64 |
| TMR2 = 0x0; | // Clear TMR2 and TMR3 |
| | // Same as TMR2 = 0x0 |
| PR2 = 0xFFFFFFF | F; // Load PR2 and PR3 |
| | // Same as PR2=0xFFFFFFFF |
| T2CONSET = 0x80 | 00; // Start timer |
| 1 | |

14.3.8 32-BIT GATED CLOCK COUNTER/TIMER MODE

In this mode, the timer clock source is the internal PBCLK (Peripheral Bus Clock), TCS (TxCON<1>) = 0. The TxCK pin provides the gating mechanism to enable and disable the timer counting, TGATE (TxCON<7>) = 1. The 32-bit TMRxy Count register is enabled on the rising edge of the TxCK pin and increments on every internal PBCLK cycle when the timer clock prescale <TCKPS> is 1:1.

| Note: | TxCK pins not available on 64-pin devices. |
|-------|--|
| Note. | |

The timer increments until the TMRxy Count register matches the PRxy register value. The TMRxy Count register resets to 0x0000000 on the next PBCLK clock cycle. A timer match event is not generated. The timer continues to increment and repeat the period match until the falling edge of the TxCK pin or the timer is disabled. On the falling edge of the gate signal, a timer gate event is generated and the TMRxy Count register stops counting, but is not reset to 0x0000000. The TMRxy Count register must be reset in software. For further details regarding timer events and interrupts, see **Section 14.4 Timer Interrupts**.

For clock prescale = N (other than 1:1), the timer operates at a clock rate = (PBCLK/N); therefore, the TMRxy Count register increments on every Nth timer clock cycle. For further details regarding timer prescaler, refer to **Section 14.3.9 Timer Clock Prescaler**.

The following steps should be performed to properly configure the timer peripheral for Gated Timer mode operation:

- 1. Clear control bit, ON (TxCON<15>) = 0, to disable timer.
- 2. Set control bit, T32 (TxCON<3>).
- 3. Select the desired timer prescaler using bits TCKPS<2:0> (TxCON<6:4>).
- 4. Set control bit, TCS (TxCON<1>) = 0, to select the internal clock source.
- 5. Set control bit, TGATE (TxCON < 7 >) = 1.
- 6. Clear Timer register, TMRx.
- 7. Load Period register, PRx, with desired 32-bit match value.
- 8. Set control bit, ON (TxCON<15>) = 1, to enable timer.

EXAMPLE 14-6: 32-BIT GATED CLOCK COUNTER/TIMER INITIALIZATION

| $T4CON = 0 \times 0;$ | //Stop Timer4 and clear |
|------------------------------|---------------------------|
| | |
| $T5CON = 0 \times 0;$ | //Stop Timer5 and clear |
| T4CONSET = 0x00C8; | //32-bit mode, |
| | //gate enable, |
| | //internal clock, |
| | //1:16 prescale |
| $TMR4 = 0 \times 0;$ | //Clear TMR4 and TMR5 |
| | //Same as TMR4 = 0x0 |
| <pre>PR4 = 0xFFFFFFFF;</pre> | //Load PR4 and PR5 regs |
| | //Same as PR4 =0xFFFFFFFF |
| $T4CONSET = 0 \times 8000;$ | //Start 32-bit timer |

14.3.9 TIMER CLOCK PRESCALER

Timer clock prescale bits, TCKPS<1:0> (TxCON<6:4>), are used to divide the timer clock source permitting the TMR register to increment on every 1, 2, 4, 8, 16, 32, 64, or 256 (PBCLK or external) clock cycles. For example, if the clock prescale is 1:8, then the timer increments on every 8th timer clock cycle.

14.3.10 CONSIDERATIONS

Associated with the clock prescale selection bits is a prescale counter. The timer prescale counter is cleared when any of the following conditions occur:

- 1. Any device Reset, except a Power-on Reset.
- 2. The timer is disabled.
- 3. Any write to the TMR register.
- **Note:** When the timer clock source is external and the timer clock prescale = N (other than 1:1), 2 to 3 external clock cycles are required to reset and synchronize the prescaler.
- When the timer clock source is external and the timer clock prescale = N (other than 1:1), 2 to 3 external clock cycles are required, after the timer ON bit is set = 1, before the TMRx Count register increments.
- After a timer match event (TMRx = PRx) and depending on the timer clock prescale setting N (other than 1:1), the timer will require N additional (PBCLK or external) clock cycles before the TMRx Counter register resets to 0x0000. Reading the TMRx Count register just after the timer match event, but before the TMRx Count register is reset, will return the timer match value.

14.4 Timer Interrupts

A timer can generate an interrupt on a period match event or a gate event, caused by the falling edge of the external gate signal.

A timer sets its corresponding interrupt flag bit, TxIF, whenever the timer event is generated. Refer to a specific timer mode for details regarding these event conditions. When a timer event is generated, the interrupt flag bit is set within 1 PBCLK + 2 SYSCLK cycles. If the timer interrupt enable bit is set, TxIE = 1, an interrupt is generated.

The timer module is enabled as a source of interrupts via the respective Timer Interrupt Enable bit, TxIE (IECx<n>). The Timer Interrupt Flag, TxIF (IFSx<n>), must be cleared in software.

The interrupt priority level bits and interrupt subpriority level bits must be also be configured:

- TxIP<2:0> (IPCx<4:2>)
- TxIS<1:0> (IPCx<1:0)

Setting the timer's interrupt priority level = 0 effectively disables the timer's ability to generate an interrupt.

In addition to enabling the timer interrupt, an Interrupt Service Routine, ISR, is required. Example 14-7 through Example 14-9 show a partial code example of an ISR.

EXAMPLE 14-7: 16-BIT TIMER INTERRUPT AND PRIORITIES

| $T2CON = 0 \times 0;$ | <pre>// Stop Timer and clear control register, // prescaler at 1:1,internal clock source</pre> |
|------------------------------|--|
| TMR2 = 0x0; PR2 = 0xFFFF; | // Clear timer register // Load period register |
| | 000C; // Set priority level=3 0001; // Set subpriority level=1 // Could have also done this in single // operation by assigning IPC2SET = 0x000000D |
| | 0100; // Clear Timer interrupt status flag 0100; // Enable Timer interrupts |
| $T2CONSET = 0 \times 800$ | D; // Start Timer |

EXAMPLE 14-8: 32-BIT TIMER INTERRUPT AND PRIORITIES

| $T4CON = 0 \times 0;$ | // Stop 16-bit Timer4 and clear control register |
|------------------------------|--|
| $T5CON = 0 \times 0;$ | // Stop 16-bit Timer5 and clear control register |
| T4CONSET = 0x0038; | // Enable 32-bit mode, prescaler at 1:8, |
| | // internal clock source |
| | |
| TMR4= 0x0; | // Clear contents of the TMR4 and TMR5 |
| | // registers in one 32-bit load operation |
| <pre>PR4 = 0xFFFFFFFF;</pre> | // Load PR4 and PR5 registers with 32-bit value |
| | // 0xFFFFFFFF in one 32-bit load operation |
| | |
| IPC5SET = 0x0000004; | // Set priority level=1 and |
| IPC5SET = 0x0000001; | // Set subpriority level=1 |
| | // Could have also done this in single |
| | // operation by assigning IPC5SET = 0x00000005 |
| | |
| IFSOCLR = 0x1000000; | // Clear the Timer5 interrupt status flag |
| IEC0SET = 0x1000000; | // Enable Timer5 interrupts |
| | - |
| $T4CONSET = 0 \times 8000;$ | // Start Timer |
| | |

EXAMPLE 14-9: TIMER ISR

```
void __ISR(_TIMER_2_VECTOR, ipl3) T2_Interrupt_ISR(void)
{
    ... perform application specific operations in response to the interrupt
    IFSOCLR = 0x00000100; // Be sure to clear the Timer2 interrupt status
}
void__ISR(TIMER_5_VECTOR. ipl1) T5_Interrupt_ISR(void)
{
    ...perform application specific operations in response to the interrupt
    IFSOCLR = 0x10000000; // Be sure to clear the Timer5 interrupt status
}
```

Note: The timer ISR code example shows MPLAB[®] C32 Compiler specific syntax. Refer to your compiler manual regarding support for ISRs.

14.5 I/O Pin Configuration

The table below provides a summary of I/O pin resources associated with the timer modules. The table shows the settings required to make an I/O pin available for a specific Timer module.

| | | - | Settings for I Pin Control | Module | | | |
|-----------------|--------------------|---------------------------------|-------------------------------|--------|-------------|----------------|----------------------------------|
| I/O Pin Name | Required | Module Enable ⁽²⁾ | Bit Field ⁽²⁾ | TRIS | Pin Type | Buffer Type | Description |
| T2CK | Yes ⁽¹⁾ | ON | TCS, TGATE | Input | l | ST | Timer2 External Clock/Gate Input |
| ТЗСК | Yes ¹⁾ | ON | TCS, TGATE | Input | I | ST | Timer3 External Clock/Gate Input |
| T4CK | Yes ⁽¹⁾ | ON | TCS, TGATE | Input | I | ST | Timer4 External Clock/Gate Input |
| T5CK | Yes ⁽¹⁾ | ON | TCS, TGATE | Input | I | ST | Timer5 External Clock/Gate Input |

TABLE 14-2: I/O PIN CONFIGURATION FOR USE WITH TIMER MODULES

Legend:

CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output

Note 1: These pins are only required for modes using gated timer or external clock inputs. Otherwise, these pins can be used for general purpose I/O and require the user to set the corresponding TRIS register bits. TxCK pins not available on 64-pin devices.

2: These bits are located in the TxCON register.

15.0 INPUT CAPTURE

| Note: | This data sheet summarizes the features of | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | | |
| | detailed description of this peripheral. | | | | | | | | |

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC32MX3XX/4XX devices support up to five input capture channels.

The input capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)

- 3. Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler Capture Event modes
- Capture timer value on every 4th rising edge of input at ICx pin
- Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
- Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts



FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM

| TABLE 15-1: INPUT CAPTURE1 REGISTER SUMMAR |
|--|
|--|

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_2000 | IC1CON | 31:24 | _ | — | — | — | — | — | — | — |
| | | 23:16 | — | _ | — | — | — | — | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | ICFEDGE | ICC32 |
| | | 7:0 | ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> | | | | | | | |
| BF80_2004 | IC1CONCLR | 31:0 | Write clears selected bits in IC1CON, read yields an undefined value | | | | | | | |
| BF80_2008 | IC1CONSET | 31:0 | | Write | e sets selected | bits in IC1CON | N, read yields a | an undefined va | alue | |
| BF80_200C | IC1CONINV | 31:0 | | Write | inverts selecte | d bits in IC1CC | N, read yields | an undefined | value | |
| BF80_2010 | IC1BUF | 31:24 | | | | IC1BUF | <31:24> | | | |
| | | 23:16 | IC1BUF<23:16> | | | | | | | |
| | | 15:8 | IC1BUF<15:8> | | | | | | | |
| | | 7:0 | | | | IC1BUF | <7:0> | | | |

TABLE 15-2: INPUT CAPTURE1 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 7:0 | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE |
| BF88_1030 | IFS0 | 7:0 | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF |
| BF88_10A0 | IPC1 | 15:8 | _ | | - | IC1IP<2:0> | | 15:8 | — | |

Note 1: This summary table contains partial register definitions that only pertain to the Input Capture1 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

TABLE 15-3: INPUT CAPTURE2 REGISTER SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|--|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_2200 | IC2CON | 31:24 | _ | _ | _ | — | — | _ | _ | _ |
| | | 23:16 | — | | — | — | — | _ | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | ICFEDGE | ICC32 |
| | | 7:0 | ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> | | | | | | | |
| BF80_2204 | IC2CONCLR | 31:0 | Write clears selected bits in IC2CON, read yields an undefined value | | | | | | | |
| BF80_2208 | IC2CONSET | 31:0 | | Write sets selected bits in IC2CON, read yields an undefined value | | | | | | |
| BF80_220C | IC2CONINV | 31:0 | | Write inverts selected bits in IC2CON, read yields an undefined value | | | | | | |
| BF80_2210 | IC2BUF | 31:24 | | | | IC2BUF | <31:24> | | | |
| | | 23:16 | IC2BUF<23:16> | | | | | | | |
| | | 15:8 | IC2BUF<15:8> | | | | | | | |
| | | 7:0 | | | | IC2BUF | <7:0> | | | |

TABLE 15-4: INPUT CAPTURE2 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| BF88_1030 | IFS0 | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| BF88_10B0 | IPC2 | 15:8 | — | _ | _ | IC2IP<2:0> | | IC2IS | <1:0> | |

Note 1: This summary table contains partial register definitions that only pertain to the Input Capture5 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| Virtual Address | Name | | Bit Bit 31/23/15/7 30/22/14/6 | | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|--|---------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_2400 | IC3CON | 31:24 | — | — | — | — | — | — | _ | _ |
| | | 23:16 | _ | — | — | — | — | — | — | — |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | ICFEDGE | ICC32 |
| | | 7:0 | ICTMR | ICI<1:0> | | ICOV | ICBNE | ICM<2:0> | | |
| BF80_2404 | IC3CONCLR | 31:0 | Write clears selected bits in IC3CON, read yields an undefined value | | | | | | | |
| BF80_2408 | IC3CONSET | 31:0 | | Write | e sets selected | bits in IC3CON | N, read yields a | an undefined va | alue | |
| BF80_240C | IC3CONINV | 31:0 | | Write i | inverts selecte | d bits in IC3CC | N, read yields | an undefined | value | |
| BF80_2410 | IC3BUF | 31:24 | | | | IC3BUF | <31:24> | | | |
| | | 23:16 | | IC3BUF<23:16> | | | | | | |
| | | 15:8 | IC3BUF<15:8> | | | | | | | |
| | | 7:0 | | | | IC3BUF | <7:0> | | | |

TABLE 15-5: INPUT CAPTURE3 REGISTER SUMMARY

TABLE 15-6: INPUT CAPTURE3 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| BF88_1030 | IFS0 | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| BF88_10C0 | IPC3 | 15:8 | - | | _ | IC3IP<2:0> | | | IC3IS | <1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Input Capture3 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

TABLE 15-7: INPUT CAPTURE4 REGISTER SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_2600 | IC4CON | 31:24 | | _ | — | — | _ | — | — | — |
| | | 23:16 | — | — | — | — | — | — | — | — |
| | | 15:8 | ON | FRZ | SIDL | — | _ | — | ICFEDGE | ICC32 |
| | | 7:0 | ICTMR | ICI<1:0> | | ICOV | ICBNE | ICM<2:0> | | |
| BF80_2604 | IC4CONCLR | 31:0 | Write clears selected bits in IC4CON, read yields an undefined value | | | | | | | |
| BF80_2608 | IC4CONSET | 31:0 | | Write | e sets selected | bits in IC4CON | l, read yields a | an undefined va | alue | |
| BF80_260C | IC4CONINV | 31:0 | | Write | inverts selecte | d bits in IC4CC | N, read yields | an undefined | value | |
| BF80_2610 | IC4BUF | 31:24 | | | | IC4BUF∢ | <31:24> | | | |
| | | 23:16 | | IC4BUF<23:16> | | | | | | |
| | | 15:8 | | IC4BUF<15:8> | | | | | | |
| | | 7:0 | | | | IC4BUF | <7:0> | | | |

TABLE 15-8: INPUT CAPTURE4 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10D0 | IPC4 | 15:8 | _ | _ | _ | IC4IP<2:0> | | | IC4IS | <1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Input Capture4 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| Virtual Address | Name | | Bit Bit 31/23/15/7 30/22/14/6 | | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|----------------------------------|--|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_2800 | IC5CON | 31:24 | | _ | — | — | — | — | — | — |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | ICFEDGE | ICC32 |
| | | 7:0 | ICTMR | ICI<1:0> | | ICOV | ICBNE | ICM<2:0> | | |
| BF80_2804 | IC5CONCLR | 31:0 | | Write clears selected bits in IC5CON, read yields an undefined value | | | | | | |
| BF80_2808 | IC5CONSET | 31:0 | | Write | e sets selected | bits in IC5CON | N, read yields a | an undefined v | alue | |
| BF80_280C | IC5CONINV | 31:0 | | Write | inverts selecte | d bits in IC5CC | N, read yields | an undefined | value | |
| BF80_2810 | IC5BUF | 31:24 | | | | IC5BUF∢ | <31:24> | | | |
| | | 23:16 | | IC5BUF<23:16> | | | | | | |
| | | 15:8 | | IC5BUF<15:8> | | | | | | |
| | | 7:0 | | | | IC5BUF | <7:0> | | | |

TABLE 15-10: INPUT CAPTURE5 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Nam | e | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10E0 | IPC5 | 15:8 | _ | | - | IC5IP<2:0> | | IC5IS | <1:0> | |

Note 1: This summary table contains partial register definitions that only pertain to the Input Capture5 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.
| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|---|--|--|---------------------------------------|-----------------------------------|-------------|
| — | — | — | _ | — | — | — | — |
| bit 31 | | | | • • | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | _ | | — | — | |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | R/W-0 | R/W-0 |
| ON | FRZ | SIDL | _ | _ | — | ICFEDGE | ICC32 |
| bit 15 | | | | · | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 |
| ICTMR | ICI< | :1:0> | ICOV | ICBNE | | ICM<2:0> | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Program | mable bit | r = Reserved b | bit |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| bit 15 | ON: ON bit | | | | | | |
| bit 14 | 1 = Module ei 0 = Disable a modificati | and Reset mo | | clocks, disat | ole interrupt | generation, and | l allow SFI |
| bit 14 | 1 = Module en 0 = Disable a modificati FRZ: Freeze 1 = Freeze m 0 = Do not freeze | and Reset mo ons in Debug Mode nodule operation eeze module op | Control bit n when in Deb peration when | oug mode in Debug mode | e | - | |
| | 1 = Module en 0 = Disable a modificati FRZ: Freeze 1 = Freeze m 0 = Do not from Note: FRZ in SIDL: Stop in 1 = Halt in CF | and Reset mo ons in Debug Mode nodule operation eeze module op s writable in De Idle Control bit | Control bit n when in Deb peration when abug Exception | oug mode in Debug mode | e | generation, and in normal mode | |
| bit 13 | 1 = Module et 0 = Disable a modificati FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FRZ is SIDL: Stop in 1 = Halt in CF 0 = Continue | and Reset mo ons in Debug Mode nodule operation eeze module op s writable in De Idle Control bit PU Idle mode | Control bit n when in Deb peration when ebug Exception PU Idle mode | oug mode in Debug mode | e | - | |
| bit 13 bit 12-10 | 1 = Module en 0 9 Disable a modificati FRZ: Freeze 1 1 = Freeze m 0 = Do not freeze m 0 = Do not freeze m 1 = Halt in CF 0 = Continue Reserved: W ICFEDGE: Find 1 = Capture m | and Reset mo ons in Debug Mode nodule operation eeze module op s writable in De Idle Control bit PU Idle mode to operate in Cl | Control bit n when in Deb peration when bug Exception PU Idle mode ead | oug mode in Debug mode n mode only, it | e is forced to '0' | in normal mode | |
| bit 13 bit 12-10 bit 9 | 1 = Module en 0 = Disable a modificati FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FRZ i SIDL: Stop in 1 = Halt in CF 0 = Continue Reserved: W ICFEDGE: Fin 1 = Capture free ICC32: 32-bit 1 = 32-bit time | and Reset mo ons in Debug Mode nodule operation eeze module op is writable in De Idle Control bit PU Idle mode to operate in Cl rite '0'; ignore r rst Capture Edg ising edge first alling edge first Capture Select er resource cap | Control bit n when in Deb peration when abug Exception PU Idle mode ead ge Select bit (o t bit ture | oug mode in Debug mode n mode only, it | e is forced to '0' | in normal mode | |
| bit 13 bit 12-10 bit 9 bit 8 | 1 = Module en 0 = Disable a modificati FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FRZ i SIDL: Stop in 1 = Halt in CF 0 = Continue Reserved: W ICFEDGE: Find 1 = Capture free 0 = Capture free ICC32: 32-bit 1 = 32-bit time 0 = 16-bit time | and Reset mo ons in Debug Mode nodule operation eeze module op s writable in De Idle Control bit PU Idle mode to operate in Cl rite '0'; ignore r rst Capture Edg ising edge first alling edge first capture Select er resource cap er resource cap | Control bit n when in Deb peration when abug Exception PU Idle mode ead ge Select bit (o t bit ture ture | oug mode in Debug mode n mode only, it | e is forced to '0' de 6, ICxM = | in normal mode | |
| bit 13 bit 12-10 bit 9 bit 8 | 1 = Module et a modificati FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FRZ is SIDL: Stop in 1 = Halt in CF 0 = Continue Reserved: W ICFEDGE: Find 1 = Capture free ICC32: 32-bit 1 = 32-bit time 0 = 16-bit time 0 = Timer3 is | and Reset mo ons in Debug Mode nodule operation eeze module op s writable in De Idle Control bit PU Idle mode to operate in Cl rite '0'; ignore r rst Capture Edg ising edge first alling edge first capture Select er resource cap er resource cap r Select bit (Do the counter sou | Control bit n when in Deb peration when abug Exception PU Idle mode ead ge Select bit (o t bit ture ture es not affect ti urce for captur | oug mode in Debug mode n mode only, it only used in mo mer selection v | e is forced to '0' de 6, ICxM = | in normal mode | |
| bit 14 bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5 | 1 = Module en 0 = Disable a modificati FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FRZ is SIDL: Stop in 1 = Halt in CF 0 = Continue Reserved: W ICFEDGE: Fin 1 = Capture free ICC32: 32-bit time 0 = 16-bit time 0 = Timer3 is 1 = Timer2 is | and Reset mo ons in Debug Mode nodule operation eeze module op s writable in De Idle Control bit PU Idle mode to operate in Cl rite '0'; ignore r rst Capture Edg ising edge first alling edge first Capture Select er resource cap er resource cap r Select bit (Do | Control bit n when in Deb peration when abug Exception PU Idle mode ead ge Select bit (of t bit ture ture es not affect ti urce for captur urce for captur | oug mode in Debug mode n mode only, it only used in mo mer selection v | e is forced to '0' de 6, ICxM = | in normal mode | |

REGISTER 15-1: **ICXCON: INPUT CAPTURE X CONTROL REGISTER (CONTINUED)**

- bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only)
 - 1 = Input capture overflow occurred
 - 0 = No input capture overflow occurred

bit 3 ICBNE: Input Capture Buffer Not Empty Status bit (read-only)

> 1 = Input capture buffer is not empty; at least one more capture value can be read 0 = Input capture buffer is empty

- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
 - 111 = Interrupt Only mode
 - 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
 - 101 = Prescaled Capture Event mode every 16th rising edge
 100 = Prescaled Capture Event mode every 4th rising edge

 - 011 = Simple Capture Event mode every rising edge
 - 010 = Simple Capture Event mode every falling edge
 - 001 = Edge Detect mode every edge (rising and falling)
 - 000 = Capture Disable mode

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|----------------|-----------|----------------|------------------|---------------|-----|-----|--------|
| | | | ICxBUF< | 31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | ICxBUF< | 23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | ICxBUF | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | ICxBUF | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable I | bit | W = Writable | bit | | | | |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0', '1 | '. x = Unknow | n) | | |

bit 31-0 ICxBUF<31:0>: Buffer Register bits Value of the current captured input timer count

15.1 Timer Selection

The input capture module can select between one of two 16-bit timers for the time base, or two 16-bit timers together to form a 32-bit timer. Setting ICTMR (ICxCON<7>) to '0' selects the Timer3 for capture. Setting ICTMR (ICxCON<7>) to 1 selects the Timer2 for capture.

An input capture channel configured to support 32-bit capture, may use a 32-bit timer resource for capture. By setting ICC32 (ICxCON<8>) to '1', a 32-bit timer resource is captured. The 32-bit timer resource is routed into the module using the existing 16-bit timer inputs.

The timers clock can be setup using the internal peripheral clock source, or using a synchronized external clock source applied at the TxCK pin.

15.2 Simple Capture Event Modes

These modes are specified by setting the ICM (ICxCON<2:0>) bits to '010', '011', or '110'. Setting ICM = '011' configures the module to capture the timer value on any rising edge of the capture input. ICM = '010' configures the module to capture the timer on any falling edge of the capture input. Setting ICM = '110' configures the channel to capture the timer on every transition of the capture input, beginning with the edge specified by ICFEDGE (ICxCON<9>). In Simple Capture Event mode, the prescaler is not used. See Figure 15-2 for simplified timing diagrams of a simple capture event.

Note: Since the capture input must be synchronized to the peripheral clock, the module captures the timer count value, which is valid 2-3 peripheral clock cycles (TPB) after the capture event.

An input capture interrupt event is generated after one, two, three or four timer count captures, as configured by ICI (ICxCON<6:5>).

FIGURE 15-2: SIMPLE CAPTURE EVENT TIMING DIAGRAM CAPTURE EVERY RISING EDGE



15.3 Prescaled Capture Event Modes

In Prescaled Capture Event mode, the input capture module triggers a capture event on either every fourth or every sixteenth rising edge. These modes are selected by setting the ICM (ICxCON<2:0>) bits to '100' or '101', respectively.

Note: Since the capture input must be synchronized to the peripheral clock, the timer count value is captured, which is valid 2-3 peripheral clock periods after the capture event. Note: It is recommended that the user disable (i.e., clear ON bit, ICxCON<15>) the capture module before switching to Prescaler Capture Event mode. Simply switching to Prescaler Capture Event mode from another active mode does not reset the prescaler and may cause an inadvertent capture event.

Figure 15-3 depicts a capture event when the input capture module is in Prescaler Capture Event mode.

FIGURE 15-3: PRESCALER CAPTURE EVENT TIMING DIAGRAM



15.4 Edge Detect (Hall Sensor) Mode

In Edge Detect mode, the input capture module captures a timer count value on every edge of the capture input. Edge Detect mode is selected by setting the ICM bit to '001'. In this mode, the capture prescaler is not used and the capture overflow bit, ICOV (ICxCON<4>) is not updated. In this mode, the Interrupt Control bits (ICI, ICxCON<6:5>) are ignored and an interrupt event is generated for every timer count capture

15.5 Interrupt Only Mode

When the Input Capture module is set for Interrupt Only mode (ICM = '111') and the device is in Sleep or Idle mode, the capture input functions as an interrupt pin. Any rising edge on the capture input triggers an interrupt. No timer values are captured and the FIFO buffer is not updated. When the device leaves Sleep or Idle mode, the interrupt signal is deasserted.

In this mode, since no timer values are captured, the Timer Select bit ICTMR (ICxCON<7>) is ignored and there is no need to configure the timer source. A wakeup interrupt is generated on the first rising edge, therefore the Interrupt Control bits ICI (ICxCON<6:5>) are also ignored. The prescaler is not used in this mode.

EXAMPLE 15-1: INPUT CAPTURE EXAMPLE CODE

```
/*
The following code segment initialized the timer and setup the input capture
module.
*/
    . . .
    //Initialize timer 2
    T2CON = 0x0 // Stop and Init Timer
    TMR2 = 0x0; // Clear timer register
PR2 = 0x7000; // Load period register
    T2CONSET = 0x8000;// Start Timer
    // Init IC1 module
    IC1CON = 0x8081;//Enable Module, use timer 2,
                    //Capture mode 1 (capture every edge)
    . . .
    //Read the capture data if available
    int cap_data;
    while( IC1CONbits.ICBNE ) // while data available in capture FIFO
    {
        cap_data = IC1BUF;
        ... //process data
    }
    . . .
```

16.0 OUTPUT COMPARE

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Output Compare module (OCMP) is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the OCMP module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the OCMP module generates an event based on the selected mode of operation. The following are some of the key features:

- · Multiple output compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases.
- Can operate from either of two available 16-bit time bases or a single 32-bit time base.

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



16.1 Output Compare Registers

TABLE 16-1: OUTPUT COMPARE SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|---|--|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_3000 | OC1CON | 31:24 | — | | — | — | — | — | | — |
| | | 23:16 | _ | _ | — | _ | — | _ | _ | — |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | | |
| | | 7:0 | — | _ | OC32 | OCFLT | OCTSEL | | OCM<2:0> | |
| BF80_3004 | OC1CONCLR | 31:0 | | Write clears selected bits in OC1CON, Read yields an undefined value. | | | | | | |
| BF80_3008 | OC1CONSET | 31:0 | | Write sets selected bits in OC1CON, Read yields an undefined value. | | | | | | |
| BF80_300C | OC1CONINV | 31:0 | | Write inverts selected bits in OC1CON, Read yields an undefined value. | | | | | | |
| BF80_3010 | OC1R | 31:24 | | OC1R<31:24> | | | | | | |
| | | 23:16 | OC1R<23:16> | | | | | | | |
| | | 15:8 | | | | OC1R | <15:8> | | | |
| | | 7:0 | | | | OC1R | <7:0> | | | |
| BF80_3014 | OC1RCLR | 31:0 | | Write | clears selecte | d bits in OC1F | R, Read yields | an undefined | value. | |
| BF80_3018 | OC1RSET | 31:0 | | Write | e sets selected | bits in OC1R | , Read yields a | an undefined v | alue. | |
| BF80_301C | OC1RINV | 31:0 | | Write | inverts selecte | d bits in OC1 | R, Read yields | an undefined | value. | |
| BF80_3020 | OC1RS | 31:24 | | | | OC1RS | <31:24> | | | |
| | | 23:16 | | | | OC1RS | <23:16> | | | |
| | | 15:8 | OC1RS<15:8> | | | | | | | |
| | | 7:0 | | | | OC1R | S<7:0> | | | |
| BF80_3024 | OC1RSCLR | 31:0 | | Write of | clears selected | bits in OC1R | S, Read yields | an undefined | value. | |
| BF80_3028 | OC1RSSET | 31:0 | Write sets selected bits in OC1RS, Read yields an undefined value. | | | | | | | |
| BF80_302C | OC1RSINV | 31:0 | Write sets selected bits in OC1RS, Read yields an undefined value. Write inverts selected bits in OC1RS, Read yields an undefined value. | | | | | | | |

TABLE 16-2: OUTPUT COMPARE1 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------------|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 7:0 | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE |
| BF88_1030 | IFS0 | 7:0 | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF |
| BF88_10A0 | IPC1 23:16 | | - | _ | _ | | OC1IP<2:0> | | OC1IS | S<1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Output Compare1 peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

| TABLE 10 | -3. 001 | | OWPARE | Z OFR OU | | | | | | | | |
|--------------------|-----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------------|---------------------|------------------|--|--|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
| BF80_3200 | OC2CON | 31:24 | — | — | — | — | — | — | — | _ | | |
| | | 23:16 | | | _ | _ | - | _ | - | - | | |
| | | 15:8 | ON | FRZ | SIDL | _ | — | — | | | | |
| | | 7:0 | 1 | 1 | OC32 | OCFLT | OCTSEL | | OCM<2:0> | | | |
| BF80_3204 | OC2CONCLR | 31:0 | | Write cl | ears selected | bits in OC2CC | DN, Read yield | ls an undefine | an undefined value. | | | |
| BF80_3208 | OC2CONSET | 31:0 | | Write s | sets selected b | oits in OC2CO | N, Read yields | s an undefined | n undefined value. | | | |
| BF80_320C | OC2CONINV | 31:0 | | Write in | verts selected | bits in OC2CO | ON, Read yield | lds an undefined value. | | | | |
| BF80_3210 | OC2R | 31:24 | | | | OC2R< | <31:24> | | | | | |
| | | 23:16 | | | | OC2R< | <23:16> | | | | | |
| | | 15:8 | | | | OC2R | <15:8> | | | | | |
| | | 7:0 | | | | OC2R | R<7:0> | | | | | |
| BF80_3214 | OC2RCLR | 31:0 | | Write | clears selecte | d bits in OC2F | R, Read yields | an undefined | value. | | | |
| BF80_3218 | OC2RSET | 31:0 | | Write | e sets selected | bits in OC2R | , Read yields a | an undefined v | alue. | | | |
| BF80_321C | OC2RINV | 31:0 | | Write | inverts selecte | d bits in OC2 | R, Read yields | an undefined | value. | | | |
| BF80_3220 | OC2RS | 31:24 | | | | OC2RS | <31:24> | | | | | |
| | | 23:16 | | | | OC2RS | <23:16> | | | | | |
| | | 15:8 | | | | OC2RS | S<15:8> | | | | | |
| | | 7:0 | | | | OC2R | S<7:0> | | | | | |
| BF80_3224 | OC2RSCLR | 31:0 | 0 Write clears selected bits in OC2RS, Read yields an undefined value. | | | | | | | | | |
| BF80_3228 | OC2RSSET | 31:0 | 0 Write sets selected bits in OC2RS, Read yields an undefined value. | | | | | | | | | |
| BF80_322C | OC2RSINV | 31:0 | | Write in | nverts selected | d bits in OC2R | S, Read yield | s an undefined | l value. | | | |

TABLE 16-3: OUTPUT COMPARE2 SFR SUMMARY

TABLE 16-4: OUTPUT COMPARE2 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| BF88_1030 | IFS0 | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| BF88_10B0 | IPC2 23:16 | | _ | | | | OC2IP<2:0> | | OC2IS | S<1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Output Compare2 peripheral. Refer to the PIC32MX Family Reference Manual (DS61132) for a detailed description of these registers.

| TABLE 16 | -5. 001 | FUIC | OMPARE | S SFR SU | | | | | | |
|--------------------|-----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | 1 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF80_3400 | OC3CON | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | — | — | — | — | - | — | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | — | — |
| | | 7:0 | _ | — | OC32 | OCFLT | OCTSEL | | OCM<2:0> | |
| BF80_3404 | OC3CONCLR | 31:0 | Write clears selected bits in OC3CON, Read yields an undefined value. | | | | | | | |
| BF80_3408 | OC3CONSET | 31:0 | Write sets selected bits in OC3CON, Read yields an undefined value. | | | | | | | |
| BF80_340C | OC3CONINV | 31:0 | Write inverts selected bits in OC3CON, Read yields an undefined value. | | | | | | | |
| BF80_3410 | OC3R | 31:24 | OC3R<31:24> | | | | | | | |
| | | 23:16 | | | | OC3R< | :23:16> | | | |
| | | 15:8 | | | | OC3R- | <15:8> | | | |
| | | 7:0 | | | | OC3R | <7:0> | | | |
| BF80_3414 | OC3RCLR | 31:0 | | Write | clears selecte | d bits in OC3F | R, Read yields | an undefined | value. | |
| BF80_3418 | OC3RSET | 31:0 | | Write | e sets selected | bits in OC3R, | Read yields a | an undefined v | alue. | |
| BF80_341C | OC3RINV | 31:0 | | Write | inverts selecte | d bits in OC3F | R, Read yields | an undefined | value. | |
| BF80_3420 | OC3RS | 31:24 | | | | OC3RS | <31:24> | | | |
| | | 23:16 | | | | OC3RS | <23:16> | | | |
| | | 15:8 | | | | OC3RS | 6<15:8> | | | |
| | | 7:0 | OC3RS<7:0> | | | | | | | |
| BF80_3424 | OC3RSCLR | 31:0 | Write clears selected bits in OC3RS, Read yields an undefined value | | | | | | | |
| BF80_3428 | OC3RSSET | 31:0 | Write sets selected bits in OC3RS, Read yields an undefined value | | | | | | | |
| BF80_342C | OC3RSINV | 31:0 | | Write i | nverts selecte | d bits in OC3R | S, Read yield | s an undefined | l value | |

TABLE 16-5: OUTPUT COMPARE3 SFR SUMMARY

TABLE 16-6: OUTPUT COMPARE3 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 15:8 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE |
| BF88_1030 | IFS0 | 15:8 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF |
| BF88_10C0 | IPC3 | 23:16 | - | - | _ | OC3IP<2:0> | | OC3IS | S<1:0> | |

Note 1: This summary table contains partial register definitions that only pertain to the Output Compare3 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------------|-----------|-------|---|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| BF80_3600 | OC4CON | 31:24 | _ | - | _ | _ | _ | — | - | _ | | | |
| | | 23:16 | — | _ | _ | _ | — | — | _ | — | | | |
| | | 15:8 | ON | FRZ | SIDL | _ | _ | — | _ | — | | | |
| | | 7:0 | _ | _ | OC32 | OCFLT | OCTSEL | | OCM<2:0> | | | | |
| BF80_3604 | OC4CONCLR | 31:0 | | Write c | lears selected | bits in OC4C | ON, read yield | s an undefine | d value | | | | |
| BF80_3608 | OC4CONSET | 31:0 | | Write | sets selected | bits in OC4CC | N, read yields | an undefined | | | | | |
| BF80_360C | OC4CONINV | 31:0 | | Write ir | verts selected | bits in OC4C | ON, read yield | ls an undefine | fined value | | | | |
| BF80_3610 | OC4R | 31:24 | | | | OC4R< | :31:24> | | | | | | |
| | | 23:16 | | | | OC4R< | :23:16> | | | | | | |
| | | 15:8 | | | | OC4R | <15:8> | | | | | | |
| | | 7:0 | | | | OC4R | <7:0> | | | | | | |
| BF80_3614 | OC4RCLR | 31:0 | | Write | clears selecte | ed bits in OC4 | R, read yields | an undefined | value | | | | |
| BF80_3618 | OC4RSET | 31:0 | | Writ | e sets selected | d bits in OC4R | , read yields a | an undefined v | alue | | | | |
| BF80_361C | OC4RINV | 31:0 | | Write | inverts selected | ed bits in OC4 | R, read yields | an undefined | value | | | | |
| BF80_3620 | OC4RS | 31:24 | | | | OC4RS | <31:24> | | | | | | |
| | | 23:16 | | | | OC4RS | <23:16> | | | | | | |
| | | 15:8 | | | | OC4RS | 6<15:8> | | | | | | |
| | | 7:0 | OC4RS<7:0> | | | | | | | | | | |
| BF80_3624 | OC4RSCLR | 31:0 | Write clears selected bits in OC4RS, read yields an undefined value | | | | | | | | | | |
| BF80_3628 | OC4RSSET | 31:0 | Write sets selected bits in OC4RS, read yields an undefined value | | | | | | | | | | |
| BF80_362C | OC4RSINV | 31:0 | | Write | inverts selecte | d bits in OC4F | RS, read yields | s an undefined | value | | | | |

TABLE 16-7: OUTPUT COMPARE4 SFR SUMMARY

TABLE 16-8: OUTPUT COMPARE4 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10D0 | IPC4 | 23:16 | _ | _ | OC4IP<2:0> | | OC4IS | S<1:0> | | |

Note 1: This summary table contains partial register definitions that only pertain to the Output Compare4 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| Virtual Address | Name | 1 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------------|-----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|------------------|--|--|
| BF80_3800 | OC5CON | 31:24 | — | _ | - | _ | - | _ | _ | — | | |
| | | 23:16 | — | _ | — | — | — | — | _ | — | | |
| | | 15:8 | ON | FRZ | SIDL | _ | - | — | _ | — | | |
| | | 7:0 | _ | — | OC32 | OCFLT | OCTSEL | | OCM<2:0> | | | |
| BF80_3804 | OC5CONCLR | 31:0 | | Write c | lears selected | bits in OC5C | ON, read yield | ls an undefine | an undefined value | | | |
| BF80_3808 | OC5CONSET | 31:0 | | Write | sets selected | bits in OC5CC | N, read yields | an undefined | n undefined value | | | |
| BF80_380C | OC5CONINV | 31:0 | | Write ir | nverts selected | bits in OC5C | ON, read yield | ds an undefine | an undefined value | | | |
| BF80_3810 | OC5R | 31:24 | | | | OC5R< | :31:24> | | | | | |
| | | 23:16 | OC5R<23:16> | | | | | | | | | |
| | | 15:8 | | | | OC5R- | <15:8> | | | | | |
| | | 7:0 | | | | OC5R | 2<7:0> | | | | | |
| BF80_3814 | OC5RCLR | 31:0 | | Write | clears selecte | ed bits in OC5 | R, read yields | an undefined | value | | | |
| BF80_3818 | OC5RSET | 31:0 | | Writ | e sets selecte | d bits in OC5R | l, read yields a | an undefined v | alue | | | |
| BF80_381C | OC5RINV | 31:0 | | Write | inverts select | ed bits in OC5 | R, read yields | an undefined | value | | | |
| BF80_3820 | OC5RS | 31:24 | | | | OC5RS | <31:24> | | | | | |
| | | 23:16 | | | | OC5RS | <23:16> | | | | | |
| | | 15:8 | | | | OC5RS | S<15:8> | | | | | |
| | | 7:0 | | | | OC5R | S<7:0> | | | | | |
| BF80_3824 | OC5RSCLR | 31:0 | | Write | clears selecte | d bits in OC5F | RS, read yields | an undefined | value | | | |
| BF80_3828 | OC5RSSET | 31:0 | Write sets sele | | | bits in OC5R | S, read yields | an undefined | n undefined value | | | |
| BF80_382C | OC5RSINV | 31:0 | | Write | inverts selecte | d bits in OC5F | RS, read yields | s an undefined | value | | | |

TABLE 16-9: OUTPUT COMPARE5 SFR SUMMARY

TABLE 16-10: OUTPUT COMPARE5 INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10E0 | IPC5 | 23:16 | — | _ | _ | | OC5IP<2:0> | | OC5IS | S<1:0> |

Note 1: This summary table contains partial register definitions that only pertain to the Output Compare5 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit Bit Bit 30/22/14/6 29/21/13/5 28/20/12/4 | | | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------|------|-------------------|--|------------|-------|-------------------|-------------------|------------------|------------------|
| BF80_0800 | T2CON | 15:8 | ON | FRZ SIDL — | | _ | — | _ | _ | |
| | | 7:0 | TGATE | | TCKPS<2:0> | | | — | TCS | — |
| BF80_0810 | TMR2 | 15:8 | | TMR2<15:8> | | | | | | |
| | | 7:0 | | | | TMR2 | <7:0> | | | |
| BF80_0820 | PR2 | 15:8 | | | | PR2< | 15:8> | | | |
| | | 7:0 | | | | PR2 | <7:0> | | | |
| BF80_0A00 | T3CON | 15:8 | ON | FRZ | SIDL | _ | _ | _ | _ | _ |
| | | 7:0 | TGATE | | TCKPS<2:0> | | - | — | TCS | — |
| BF80_0A10 | TMR3 | 15:8 | | | | TMR3- | <15:8> | | | |
| | | 7:0 | | | | TMR3 | <7:0> | | | |
| BF80_0A20 | PR3 | 15:8 | | PR3<15:8> | | | | | | |
| | | 7:0 | | | | PR3 | <7:0> | | | |

TABLE 16-11: TIMER REGISTER SUMMARY

Note 1: This summary table contains partial register definitions that only pertain to the Timer 2 and Timer 3 peripherals. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| | 16-1: OCxC | | | | | | |
|---|--|---|---|---|---|---|----------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | | | | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | | | — | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x |
| ON | FRZ | SIDL | | | | _ | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| r-x | r-x | R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | _ | OC32 | OCFLT | OCTSEL | | OCM<2:0> | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable | | P = Program | | r = Reserved b | bit |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| bit 31-16 | Becorved, W | rite '0'; ignore | and | | | | |
| bit 15 | | compare Periph | | | | | |
| DIC 15 | | | | The status of | other hits in the | e register are no | ot affected by |
| | setting th | | | | | | |
| | | | | | | R modifications | are allowed |
| | | s of other bits i | - | are not affected | d by clearing th | is bit | |
| bit 14 | | in Debug Exce | ption Mode bit | | , 0 | | |
| | | | | | | | |
| | 0 - Continuo | | CPU enters in I | • . | on mode | | |
| | | operation wher | n CPU enters i | n Debug Excep | on mode otion mode | | |
| L:: 40 | Note: FRZ | operation wher is only writable | n CPU enters i | n Debug Excep | on mode otion mode | in normal mode | |
| bit 13 | Note: FRZ i SIDL: Stop in | operation when s only writable Idle Mode bit | n CPU enters in in Debug Exce | n Debug Excer eption mode; it | on mode otion mode | | |
| bit 13 | Note: FRZ i SIDL: Stop in 1 = Discontine | operation wher is only writable Idle Mode bit ue operation w | n CPU enters ii in Debug Exce hen CPU enter | n Debug Excer eption mode; it | on mode otion mode | | |
| | Note: FRZ i SIDL: Stop in 1 = Discontine 0 = Continue | operation when s only writable Idle Mode bit ue operation w operation in Idl | n CPU enters in in Debug Exce hen CPU enter e mode | n Debug Excer eption mode; it | on mode otion mode | | |
| bit 12-6 | Note: FRZ i SIDL: Stop in 1 = Discontinu 0 = Continue Reserved: W | operation when is only writable Idle Mode bit ue operation w operation in Idl rite '0'; ignore | n CPU enters i in Debug Exce hen CPU enter e mode read | n Debug Excer eption mode; it | on mode otion mode | | |
| bit 12-6 | Note: FRZ i SIDL: Stop in 1 = Discontine 0 = Continue Reserved: W OC32: 32-bit | operation when s only writable Idle Mode bit ue operation w operation in Idl rite '0'; ignore in Compare Mode | n CPU enters in in Debug Exce hen CPU enter e mode read e bit | n Debug Exception mode; it | on mode otion mode is forced to '0' | in normal mode | |
| bit 12-6 | Note: FRZ i SIDL: Stop in 1 = Discontinu 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 | operation when s only writable Idle Mode bit ue operation w operation in Idl rite '0'; ignore i Compare Mode :0> and/or OC | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are | n Debug Exception mode; it is in Idle mode | on mode otion mode is forced to '0' parisions to the | | urce |
| bit 12-6 bit 5 | Note: FRZ i SIDL: Stop in 1 = Discontinue 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 | operation when s only writable Idle Mode bit ue operation w operation in Idl rite '0'; ignore n Compare Mode :0> and/or OC 5:0> and OCxR | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are S<15:0> are us | n Debug Exception mode; it is in Idle mode | on mode otion mode is forced to '0' parisions to the | in normal mode | urce |
| bit 12-6 bit 5 | Note: FRZ i SIDL: Stop in 1 = Discontinu 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 OCFLT: PWM | operation when s only writable Idle Mode bit ue operation w operation in Idl rite '0'; ignore i Compare Mode :0> and/or OC | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are s<15:0> are us on Status bit ⁽¹⁾ | n Debug Exception mode; it is in Idle mode e used for comparised for comparised for comparised for comparison | on mode otion mode is forced to '0' parisions to the risons to the 16 | in normal mode | urce |
| bit 12-6 bit 5 | Note: FRZ i SIDL: Stop in 1 = Discontinu 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 OCFLT: PWM 1 = PWM Fau | operation when s only writable Idle Mode bit ue operation w operation in Idl rite '0'; ignore i Compare Mode :0> and/or OC 5:0> and OCxR I Fault Conditio | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are s<15:0> are us on Status bit ⁽¹⁾ s occurred (cle | n Debug Exception mode; it is in Idle mode e used for comparised for comparised for comparised for comparison | on mode otion mode is forced to '0' parisions to the risons to the 16 | in normal mode | urce |
| bit 12-6 bit 5 | Note: FRZ i SIDL: Stop in 1 = Discontinue 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 OCFLT: PWM 1 = PWM Fau 0 = No PWM Note: This I | operation when s only writable Idle Mode bit ue operation with operation in Idl rite '0'; ignore it Compare Mode :0> and/or OC :0> and OCxR I Fault Condition the condition has Fault condition | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are s<15:0> are us on Status bit ⁽¹⁾ s occurred (cle has occurred when OCM<2: | n Debug Exception mode; it is in Idle mode e used for compared for compared for compared in HW on :0> = 111. | on mode otion mode is forced to '0' parisions to the risons to the 16 | in normal mode | urce |
| bit 13 bit 12-6 bit 5 bit 4 bit 3 | Note: FRZ i SIDL: Stop in 1 = Discontinue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 OCFLT: PWM 1 = PWM Fau 0 = No PWM Note: This P | operation when s only writable Idle Mode bit ue operation with operation in Idl rite '0'; ignore it Compare Mode :0> and/or OC 5:0> and OCxR I Fault Condition the condition has Fault condition bit is only used tput Compare | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are s<15:0> are us on Status bit ⁽¹⁾ s occurred (cle has occurred when OCM<2: | n Debug Exception mode; it eption mode; it is in Idle mode e used for compa- sed for compa- ared in HW on :0> = 111. t | on mode otion mode is forced to '0' parisions to the risons to the 16 | in normal mode | urce |
| bit 12-6 bit 5 bit 4 | Note: FRZ i SIDL: Stop in 1 = Discontinu 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 OCFLT: PWM 1 = PWM Fau 0 = No PWM Note: This P OCTSEL: Ou 1 = Timer3 is | operation when s only writable Idle Mode bit ue operation with operation in Idl rite '0'; ignore in Compare Mode :0> and/or OC :0> and OCxR I Fault Condition has Fault condition has Fault condition bit is only used the clock source | n CPU enters in in Debug Exce hen CPU enter e mode read e bit xRS<31:0> are s<15:0> are us on Status bit ⁽¹⁾ s occurred (cle has occurred when OCM<2: Timer Select bi ce for compare | n Debug Exception mode; it explicin mode; it is in Idle mode e used for compared ared in HW on 0> = 111. t x | on mode otion mode is forced to '0' parisions to the risons to the 16 | in normal mode | urce |
| bit 12-6 bit 5 bit 4 | Note: FRZ i SIDL: Stop in 1 = Discontinu 0 = Continue Reserved: W OC32: 32-bit 1 = OCxR<31 0 = OCxR<15 OCFLT: PWM 1 = PWM Fau 0 = No PWM Note: This F OCTSEL: Ou 1 = Timer3 is 0 = Timer2 is | operation when s only writable Idle Mode bit ue operation wi operation in Idl rite '0'; ignore Compare Mode :0> and/or OC 5:0> and OCxR I Fault Condition has Fault Condition has Fault condition bit is only used tput Compare the clock source the clock source | n CPU enters in in Debug Exce hen CPU enter e mode e bit xRS<31:0> are s<15:0> are us n Status bit ⁽¹⁾ s occurred (cle has occurred when OCM<2: Timer Select bi ce for compare ce for compare | n Debug Except eption mode; it is in Idle mode e used for compar- sed for compar- ared in HW on :0> = 111. t x x | on mode otion mode is forced to '0' parisions to the risons to the 16 | in normal mode 32-bit timer so 3-bit timer source | urce |

Note 1: Reads as '0' in modes other than PWM mode.

REGISTER 16-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx, Fault pin enabled
 - 110 = PWM mode on OCx, Fault pin disabled
 - 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low, generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high, compare event forces OCx pin low
 - 001 = Initialize OCx pin low, compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled
- **Note 1:** Reads as '0' in modes other than PWM mode.

REGISTER 16-2: OCxR: OUTPUT COMPARE x COMPARE PRIMARY REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---------------|-----------|--|-------|--------------|-----------|--------------|--------|--|--|
| | | | OCR< | :31:24> | | | | | |
| bit 31 | | | | | | | bit 24 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | OCR< | :23:16> | | | | | |
| bit 23 | | | | | | | bit 16 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | OCR. | <15>8> | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | OCR | <7:0> | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Programr | mable bit | r = Reserved | bit | | |
| U = Unimpleme | ented bit | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | | |

bit 31-16 OCxR<31:16>: Upper 16 bits of 32-bit compare value when OC32 (OCxCON<5>) = 1

bit 15-0 OCxR<15:0>: Lower 16 bits of 32-bit compare value or entire 16 bits of 16-bit compare value

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|-----------|------------------|----------------|----------------|-----------|------------------|--------|
| | | | OCRS< | 31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | OCRS< | 23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | OCRS. | <5>8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | OCRS | <7:0> | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bi | t | P = Programr | nable bit | r = Reserved bit | |
| U = Unimplem | ented bit | -n = Bit Value a | t POR: ('0', ' | 1'. x = Unknow | n) | | |

bit 31-16 OCxRS<31:16>: Upper 16 bits of 32-bit compare value, when OC32 (OCxCON<5>) = 1

bit 15-0 OCxRS<15:0>: Lower 16 bits of 32-bit compare value or entire 16 bits of 16-bit compare value

16.2 Setup for Single Output Change

There are three modes of operation that change the state of the output pin; these modes can be referred to as drive high, drive low and toggle. The configuration for these modes is identical, the mode is selected by the OCM bits. For this example, Tx will represent Timer2.

Drive High: When the OCM control bits (OCxCON<2:0>) are set to '001', the selected output compare channel initializes the OCx pin to the low state and drives the output pin high when a compare event occurs.

Drive Low: When the OCM control bits (OCxCON<2:0>) are set to '010', the selected output compare channel initializes the OCx pin to the high state and drives the output pin low when a compare event occurs.

Toggle: When the OCM control bits (OCxCON<2:0>) are set to '011', the selected output compare channel OCx pin is not initialized. The OCx pin is driven to the opposite state when a compare event occurs.

To generate a output change signal, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- Determine the timer clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
- 3. Determine if the output compare module will be used in 16 or 32-bit mode based on the previous calculations.
- Configure the timer to be used as the time base for 16 or 32-bit mode by writing to the T32 bit (TxCON<T32>).
- Configure the output compare channel for 16 or 32-bit operation by writing to the OC32 bit (OCxCON<5>).
- 6. Write the value computed in step 2 above into the Compare register, OCxR.
- 7. Set Timer Period register, PRx, to the value equal to or greater than the value in OCxRS, the Secondary Compare register.
- Set the OCM bits to the desired mode of operation and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 9. Set the ON (TxCON<15>) bit to '1' which enables the compare time base to count.
- 10. Upon the first match between TMRx and OCxR, the OCx pin will be driven high.

- 11. When the incrementing timer, TMRx, matches the Secondary Compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to **Section 8.0** "Interrupts".
- 12. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to the desired mode of operation. Disabling and reenabling of the timer and clearing the Timer register are not required, but may be advantageous for defining a pulse from a known event time boundary.

16.3 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation): For this example Tx will represent Timer2.

- 1. Determine the timer clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Determine if the output compare module will be used in 16 or 32-bit mode based on the previous calculations.
- 5. Configure the timer to be used as the time base for 16 or 32-bit mode by writing to the T32 bit (TxCON<T32>).
- Configure the output compare channel for 16 or 32-bit operation by writing to the OC32 bit (OCxCON<5>).
- 7. Write the values computed in steps 2 and 3 above into the Compare register, OCxR, and the Secondary Compare register, OCxRS, respectively.
- 8. Set Timer Period register, PRx, to the value equal to or greater than the value in the OCxRS, the Secondary Compare register.

- Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 10. Set the ON (TxCON<15>) bit to '1' which enables the compare time base to count.
- 11. Upon the first match between TMRx and OCxR, the OCx pin will be driven high.
- 12. When the incrementing timer matches the Secondary Compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 8.0 "Interrupts".
- 13. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling of the timer and clearing the TMRx register are not required, but may be advantageous for defining a pulse from a known event time boundary.

EXAMPLE 16-1: EXAMPLE CODE

// The following code example will set the Output Compare 1 module for interrupts on the // single pulse event and select Timer 2 as the clock source for the compare time base. $T2CON = 0 \times 0010;$ // Configure Timer 2 for a prescaler of 2 $OC1CON = 0 \times 0000;$ // Turn off OC1 while doing setup. $OC1CON = 0 \times 0004;$ // Configure for single pulse mode $OC1R = 0 \times 3000;$ // Initialize primary Compare Register OC1RS = 0x3003;// Initialize secondary Compare Register PR2 = 0x3003;// Set period (PR2 is now 32-bits wide) // configure int IFOCLR = 0x0000080;// Clear the OC1 interrupt flag IE0SET = 0x0000080; // Enable OC1 interrupt IPC1SET = 0x0030000; // Set OC1 interrupt subpriority to 3, // the highest level IPC1SET = 0x0000003; // Set subpriority to 3, maximum T2CONSET = 0x8000;// Enable timer2 OC1CONSET = 0x8000;// Enable the OC1 module // Example code for Output Compare 1 ISR: void__ISR (_OUTPUT_COMPARE__1_VECTOR, ipl4) OC1_IntHandler(void) { // insert user code here IFSOCLR = 0x00000080; // Clear the OC1 interrupt flag }

16.4 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation). For this example, Tx will represent Timer2.

- Determine the timer clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRx start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Determine if the output compare module will be used in 16 or 32-bit mode based on the previous calculations.
- 5. Configure the timer to be used as the time base for 16 or 32-bit mode by writing to the T32 bit (TxCON<T32>).
- Configure the output compare channel for 16 or 32-bit operation by writing to the OC32 bit (OCxCON<5>).
- 7. Write the values computed in step 2 and 3 above into the Compare register, OCxR, and the Secondary Compare register, OCxRS, respectively.
- 8. Set Timer Period register, PRx, to the value equal to or greater than the value in OCxRS, the Secondary Compare register.
- 9. Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- 10. Enable the compare time base by setting the ON (TxCON<15>) bit to '1'.
- 11. Upon the first match between TMRx and OCxR, the OCx pin will be driven high.
- 12. When the compare time base, TMRy, matches the Secondary Compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 13. As a result of the second compare match event, the OCxIF interrupt flag bit set.

- 14. When the compare time base and the value in its respective Period register match, the TMRx register resets to 0x0000 and resumes counting.
- 15. Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRx compare match event.

16.5 Pulse-Width Modulation Mode

There are two modes of PWM operation for this device: PWM and PWM with Fault input. The configuration of both modes is identical with the exception of the value written to the OCM bits to select the desired mode.

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Calculate the PWM period.
- 2. Calculate the PWM duty cycle.
- 3. Determine if the Output Compare module will be used in 16 or 32-bit mode based on the previous calculations.
- Configure the timer to be used as the time base for 16 or 32-bit mode by writing to the T32 bit (TxCON<T32>).
- Configure the output compare channel for 16 or 32-bit operation by writing to the OC32 bit (OCxCON<5>).
- 6. Set the PWM period by writing to the selected Timer Period register (PR).
- 7. Set the PWM duty cycle by writing to the OCxRS register.
- 8. Write the OCxR register with the initial duty cycle.
- 9. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Configure the output compare module for one of two PWM operation modes by writing to the Output Compare mode bits OCM<2:0> (OCxCON<2:0>).
- 11. Set the TMRx prescale value and enable the time base by setting ON (TxCON<15>) = 1.
 - Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a read-only Duty Cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Duty Cycle Buffer register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

16.5.1 PWM WITH FAULT PROTECTION INPUT PIN

When the Output Compare mode bits, OCM<2:0> (OCxCON<2:0>), are set to '111', the selected output compare channel is configured for the PWM mode of operation. All functions of the PWM are applicable with the addition of Fault Protection Input.

Fault protection is provided via the OCFA and OCFB pins. The OCFA pin is associated with output compare channels 1 through 4, while the OCFB pin is associated with output compare channel 5.

If a logic '0' is detected on the OCFA/OCFB pin, the selected PWM output pin(s) is placed in a highimpedance state. The user may elect to provide a pulldown or pull-up resistor on the PWM pin to provide a desired state if a Fault condition occurs. The shutdown of the PWM output is immediate and is not tied to the device clock source. This state will remain until the following changes occur:

- the external Fault condition has been removed
- PWM mode is re-enabled by writing to the mode bits OCM<2:0>.

As a result of the Fault condition, the respective interrupt flag OCxIF is asserted and an interrupt will be generated, if it is enabled. Upon detection of the Fault condition, the OCFLT bit (OCxCON<4>) is asserted high (logic '1'). This bit is a read-only bit and will only be cleared once the external Fault condition has been removed and the PWM mode is re-enabled, by writing to the appropriate mode bits, OCM<2:0>.

16.5.2 PWM PERIOD

The PWM period is specified by writing to PR, the Timer Period register. The PWM period can be calculated using Equation 16-1.

EQUATION 16-1: CALCULATING THE PWM PERIOD

PWM Period = $[(PR+1) \bullet TPB \bullet (TMR Prescale Value)]$

PWM Frequency = 1/[PWM Period]

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

16.5.3 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between the PR and timer occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Duty Cycle register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PR (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PR, the OCx pin will be low for one time base count value and high for all other count values.

See Example 16-2 for PWM mode timing details. Table shows example PWM frequencies and resolutions for a device peripheral bus operating at 10 MHz.

EQUATION 16-2: CALCULATION FOR MAXIMUM PWM RESOLUTION



EXAMPLE 16-2: PWM PERIOD AND DUTY CYCLE CALCULATION

```
Desired PWM frequency is 52.08 kHz,

FPB = 10 \text{ MHz}

Timer 2 prescale setting: 1:1

1/52.08 \text{ kHz} = (PR2 + 1) \cdot FBP \cdot (Timer2 \text{ prescale value})

19.20 \ \mu \text{s} = (PR2 + 1) \cdot 0.1 \ \mu \text{s} \cdot (1)

PR2 = 191
```

Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz PWM frequency and a 10 MHz peripheral bus clock rate.

Note: If the PR value exceeds 16 bits the module must be used in 32-bit mode to maintain the calculated PWM resolution. If reduced resolution is acceptable the timer prescaler may be increased and the calculation repeated until the result is a 16-bit value. Increasing the timer prescaler to allow operation in 16-bit mode may result in reduced PWM resolution.

EXAMPLE 16-3: PWM MODE PULSE SETUP AND INTERRUPT SERVICING (32-BIT MODE)

```
// The following code example will set the Output Compare 1 module
// for PWM mode with FAULT pin disabled, a 50% duty cycle and a
// PWM frequency of 52.08 kHz at FPB = 40 MHz. Timer2 is selected as
// the clock for the PWM time base and Output Compare 1 interrupts
// are enabled.
    OC1CON = 0x0000; // Turn off OC1 while doing setup.
OC1R = 0x00600000; // Initialize primary Compare Register
OC1RS = 0x00600000; // Initialize secondary Compare Register
OC1CON = 0x0006; // Configure for PWM mode. Fault pin Disc
    OC1CON = 0x0006;
                                      // Configure for PWM mode, Fault pin Disabled
    PR2 = 0x00600000;
                                      // Set period
                                     // configure int
    IFSO &= ~0x00000080; // Clear the OC1 interrupt flag
IEC0 |= 0x00000080; // Enable OC1 interrupt
IPC1 |= 0x001C0000; // Set OC1 interrupt priority to 7,
// the highest level
                                     // the highest level
    IPC1 |= 0x0000003;
                                     // Set subpriority to 3, maximum
    T2CON = 0x8000;
                                     // Enable timer2
    OC1CON |= 0x8000;
                                      // turn on OC1 module
// Example code for Output Compare 1 ISR:
void__ISR (_OUTPUT_COMPARE_1_VECTOR, ipl4) OC1_IntHandler(void)
{
                   // insert user code here
                        IFSOCLR = 0x00000080; // Clear the interrupt flag
}
```

TABLE 16-12: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS WITH PERIPHERAL BUS CLOCK OF 10 MHZ (16-BIT MODE)

| PWM Frequency | 19.5 Hz | 153 Hz | 305 Hz | 2.44 kHz | 9.77 kHz | 78.1 kHz | 313 kHz |
|-----------------------------|---------|--------|--------|----------|----------|----------|---------|
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value (hex) | 0xFA65 | 0xFF4E | 0x8011 | 0x1001 | 0x03FE | 0x007F | 0x001E |
| Resolution (bits) (decimal) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

TABLE 16-13: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS WITH PERIPHERAL BUS CLOCK OF 30 MHZ (16-BIT MODE)

| PWM Frequency | 58 Hz | 458 Hz | 916 Hz | 7.32 kHz | 29.3 kHz | 234 kHz | 938 kHz |
|-----------------------------|--------|--------|--------|----------|----------|---------|---------|
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value (hex) | 0xFC8E | 0xFFDD | 0x7FEE | 0x1001 | 0x03FE | 0x007F | 0x001E |
| Resolution (bits) (decimal) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

TABLE 16-14:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS WITH PERIPHERAL BUS
CLOCK OF 50 MHZ (16-BIT MODE)

| PWM Frequency | 58 Hz | 458 Hz | 916 Hz | 7.32 kHz | 29.3 kHz | 234 kHz | 938 kHz |
|-----------------------------|--------|--------|--------|----------|----------|---------|---------|
| Timer Prescaler Ratio | 64 | 8 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value (hex) | 0x349C | 0x354D | 0xD538 | 0x1AAD | 0x06A9 | 0x00D4 | 0x0034 |
| Resolution (bits) (decimal) | 13.7 | 13.7 | 15.7 | 12.7 | 10.7 | 7.7 | 5.7 |

TABLE 16-15: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS WITH PERIPHERAL BUS CLOCK OF 50 MHZ (16-BIT MODE)

| PWM Frequency | 100 Hz | 200 Hz | 500 Hz | 1 kHz | 2 kHz | 5 kHz | 10 kHz |
|-----------------------------|--------|--------|--------|--------|--------|--------|--------|
| Timer Prescaler Ratio | 8 | 8 | 8 | 1 | 8 | 1 | 1 |
| Period Register Value (hex) | 0xF423 | 0x7A11 | 0x30D3 | 0xC34F | 0x0C34 | 0x270F | 0x1387 |
| Resolution (bits) (decimal) | 15.9 | 14.9 | 13.6 | 15.6 | 11.6 | 13.3 | 12.3 |

TABLE 16-16:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS WITH PERIPHERAL BUS
CLOCK OF 50 MHZ (16-BIT MODE)

| PWM Frequency | 100 Hz | 200 Hz | 500 Hz | 1 kHz | 2 kHz | 5 kHz | 10 kHz |
|-----------------------------|--------|--------|--------|---------|--------|--------|--------|
| Timer Prescaler Ratio | 8 | 4 | 2 | 1 | 1 | 1 | 1 |
| Period Register Value (hex) | 0xF423 | 0xF423 | 0xC34F | 0x0C34F | 0x61A7 | 0x270F | 0x1387 |
| Resolution (bits) (decimal) | 15.9 | 15.9 | 15.6 | 15.6 | 14.6 | 13.3 | 12.3 |

TABLE 16-17:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS WITH PERIPHERAL BUS
CLOCK OF 50 MHZ (32-BIT MODE)

| PWM Frequency | 100 Hz | 200 Hz | 500 Hz | 1 kHz | 2 kHz | 5 kHz | 10 kHz |
|--------------------------------|------------|------------|------------|------------|------------|------------|------------|
| Period Register Value (hex) | 1 | 1 | 1 | 1 | 1 | 8 | 1 |
| Resolution (bits) (decimal) | 0x0007A11F | 0x0003D08F | 0x0001869F | 0x0000C34F | 0x000061A7 | 0x000004E1 | 0x00001387 |
| Resolution (bits) | 18.9 | 17.9 | 16.6 | 15.6 | 14.6 | 10.3 | 12.3 |

© 2008 Microchip Technology Inc.

16.6 Output Compare Register I/O Pin Control

When the output compare module is enabled, the I/O pin direction is controlled by the compare module. The compare module returns the I/O pin control back to the appropriate pin LAT and TRIS control bits when it is disabled.

When the PWM with Fault Protection Input mode is enabled, the OCFx Fault pin must be configured as an input by setting the respective TRIS SFR bit. The OCFx Fault input pin is not automatically configured as an input when PWM with Fault Input mode is selected.

| Pin Name | Module Control | Controlling Bit Field | Required TRIS bit Setting | Pin Type | Buffer Type | Description |
|----------|-------------------|---------------------------|---------------------------------|-------------|----------------|---|
| OC1 | ON ⁽²⁾ | OCM<2:0> ^(1,3) | | D, O | | Output Compare/PWM Channel 1 |
| OC2 | ON ⁽²⁾ | OCM<2:0> ^(1,3) | — | D, O | _ | Output Compare/PWM Channel 2 |
| OC3 | ON ⁽²⁾ | OCM<2:0> ^(1,3) | — | D, O | | Output Compare/PWM Channel 3 |
| OC4 | ON ⁽²⁾ | OCM<2:0> ^(1,3) | — | D, O | | Output Compare/PWM Channel 4 |
| OC5 | 0N ⁽²⁾ | OCM<2:0> ^(1,3) | — | D, O | _ | Output Compare/PWM Channel 5 |
| OCFA | ON ⁽²⁾ | OCM<2:0> ^(1,3) | Input | D, I | ST | PWM Fault Protection A Input (For Channels 1-4) ⁽⁴⁾ |
| OCFB | ON ⁽²⁾ | OCM<2:0> ^(1,3) | Input | D, I | ST | PWM Fault Protection B Input (For Channel 5) ⁽⁴⁾ |

TABLE 16-18: PINS ASSOCIATED WITH OUTPUT COMPARE MODULES 1-5

Legend: ST = Schmitt Trigger input with CMOS levels, I = Input, O = Output, A = Analog, D = Digital

Note 1: All pins are subject to device pin priority control.

2: ON (OCxCON<15>) = 1. When the module is turned off, pins controlled by the module are released.

3: Mode select bits OCM<2:0> (CMxCON<2:0>).

4: Use of PWM Fault input is optional and is controlled by the OCM bits.

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The PIC32MX SPI module is compatible with Motorola[®] SPI and SIOP interfaces. Following are some of the key features of this module:

- Master and Slave Modes Support
- Four Different Clock Formats
- Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data Width
- Separate SPI Data Registers for Receive and Transmit
- Programmable Interrupt Event on every 8-bit, 16-bit and 32-bit Data Transfer
- Operation during CPU Sleep and Idle Mode
- Fast Bit Manipulation using CLR, SET and INV Registers

| Available SPI Modes | SPI Master | SPI Slave | Frame Master | Frame Slave | 8-bit, 16-bit and 32-bit Modes | Selectable Clock Pulses and Edges | Selectable Frame Sync Pulses and Edges | Slave Select Pulse |
|------------------------|---------------|--------------|-----------------|----------------|--------------------------------------|---|---|--------------------------|
| Normal Mode | Yes | Yes | — | — | Yes | Yes | _ | Yes |
| Framed Mode | Yes | Yes | Yes | Yes | Yes | Yes | Yes | No |

TABLE 17-1: SPI FEATURES





17.1 SPI Registers

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_5800 | SPI1CON | 31:24 | FRMEN | FRMSYNC | FRMPOL | — | — | — | — | — |
| | | 23:16 | _ | _ | — | _ | — | — | SPIFE | _ |
| | | 15:8 | ON | FRZ | SIDL | DISSDO | MODE32 | MODE16 | SMP | CKE |
| | | 7:0 | SSEN | CKP | MSTEN | — | — | — | — | — |
| BF80_5804 | SPI1CONCLR | 31:0 | | Write o | lears selected | bits in SPI1C | ON, read yield | s an undefined | d value | |
| BF80_5808 | SPI1CONSET | 31:0 | | Write | sets selected | bits in SPI1CC | N, read yields | an undefined | value | |
| BF80_580C | SPI1CONINV | 31:0 | | Write in | nverts selected | d bits in SPI1C | ON, read yield | ls an undefine | d value | |
| BF80_5810 | SPI1STAT | 31:24 | _ | _ | _ | — | _ | _ | _ | — |
| | | 23:16 | | _ | — | — | — | — | _ | — |
| | | 15:8 | — | _ | — | — | SPIBUSY | — | _ | — |
| | | 7:0 | _ | SPIROV | — | — | SPITBE | — | _ | SPIRBF |
| BF80_5814 | SPI1STATCLR | 31:0 | | Write c | lears selected | bits in SPI1S | TAT, read yield | ls an undefine | d value | |
| BF80_5820 | SPI1BUF | 31:24 | | | | DATA< | 31:24> | | | |
| | | 23:16 | | | | DATA< | 23:16> | | | |
| | | 15:8 | | | | DATA | <15:8> | | | |
| | | 7:0 | | | | DATA | <7:0> | | | |
| BF80_5830 | SPI1BRG | 31:24 | _ | _ | — | — | — | — | _ | _ |
| | | 23:16 | — | — | — | — | — | — | — | - |
| | | 15:8 | — | — | — | — | — | — | — | BRG<8> |
| | | 7:0 | | | | BRG | <7:0> | | | |
| BF80_5834 | SPI1BRGCLR | 31:0 | | Write of | clears selected | bits in SPI1B | RG, read yield | s an undefined | d value | |
| BF80_5838 | SPI1BRGSET | 31:0 | | Write | sets selected | bits in SPI1BF | RG, read yields | an undefined | value | |
| BF80_583C | SPI1BRGINV | 31:0 | | Write i | nverts selected | d bits in SPI1B | RG, read yield | ls an undefine | d value | |

TABLE 17-2: SPI1 SFR SUMMARY

TABLE 17-3: SPI1 INTERRUPT REGISTER SUMMARY

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 31:24 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | SPI1RXIE | SPI1TXIE |
| | | 23:16 | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE |
| BF88_1030 | IFS0 | 31:24 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | SPI1RXIF | SPI1TXIF |
| | | 23:16 | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF |
| BF88_10E0 | IPC5 | 31:24 | _ | _ | _ | | SPI1IP<2:0> | | SPI11S | 6<1:0> |

Note: This summary table contains partial register definitions that only pertain to the SPI1 peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

TABLE 17-4: SPI2 SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_5A00 | SPI2CON | 31:24 | FRMEN | FRMSYNC | FRMPOL | _ | — | — | _ | — |
| | | 23:16 | — | _ | _ | _ | - | _ | SPIFE | - |
| | | 15:8 | ON | FRZ | SIDL | DISSDO | MODE32 | MODE16 | SMP | CKE |
| | | 7:0 | SSEN | CKP | MSTEN | _ | _ | — | — | _ |
| BF80_5A04 | SPI2CONCLR | 31:0 | | Write c | lears selected | bits in SPI2C | ON, read yield | s an undefined | d value | |
| BF80_5A08 | SPI2CONSET | 31:0 | | Write | sets selected | bits in SPI2CC | N, read yields | an undefined | value | |
| BF80_5A0C | SPI2CONINV | 31:0 | | Write in | verts selected | bits in SPI2C | ON, read yield | ls an undefine | d value | |
| BF80_5A10 | SPI2STAT | 31:24 | _ | — | _ | — | — | — | _ | _ |
| | | 23:16 | — | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | — | — | _ | _ | SPIBUSY | _ | — | _ |
| | | 7:0 | _ | SPIROV | _ | _ | SPITBE | _ | _ | SPIRBF |
| BF80_5A14 | SPI2STATCLR | 31:0 | | Write c | lears selected | bits in SPI2S | TAT, read yield | s an undefined | d value | |
| BF80_5A20 | SPI2BUF | 31:24 | | | | DATA< | 31:24> | | | |
| | | 23:16 | | | | DATA< | 23:16> | | | |
| | | 15:8 | | | | DATA | <15:8> | | | |
| | | 7:0 | | | | DATA | <7:0> | | | |
| BF80_5A30 | SPI2BRG | 31:24 | — | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | — | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | — | _ | _ | — | — | — | _ | BRG<8> |
| | | 7:0 | | | | BRG | <7:0> | | | |
| BF80_5A34 | SPI2BRGCLR | 31:0 | | Write of | clears selected | bits in SPI2B | RG, read yield | s an undefined | d value | |
| BF80_5A38 | SPI2BRGSET | 31:0 | | Write | sets selected | bits in SPI2BR | G, read yields | an undefined | value | |
| BF80_5A3C | SPI2BRGINV | 31:0 | | Write in | nverts selected | d bits in SPI2B | RG, read yield | s an undefined | d value | |

TABLE 17-5: SPI2 INTERRUPT REGISTER SUMMARY

| Virtual Address | Name | l | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 7:0 | SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| BF88_1040 | IFS1 | 7:0 | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| BF88_1100 | IPC7 | 23:16 | — | _ | _ | | SPI2IP<2:0> | | SP2IS | <1:0> |

Note: This summary table contains partial register definitions that only pertain to the SPI2 peripheral. Refer to the "*PIC32MX* Family Reference Manual" (DS61132) for a detailed description of these registers.

| REGISTER [·] | 17-1: SPIXCO | ON: SPI CONT | ROL REGISTE | R | | | |
|-----------------------|----------------|-------------------------------------|-----------------------------------|--|-----------------|---------------|--------|
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x |
| FRMEN | FRMSYNC | FRMPOL | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | r-x |
| | — | | _ | _ | | SPIFE | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ON | FRZ | SIDL | DISSDO | MODE32 | MODE16 | SMP | CKE |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x |
| SSEN | CKP | MSTEN | | | | | _ |
| bit 7 | | | | | | | bit C |
| | | | | | | | |
| Legend: | 1.12 | | | | | . . | |
| R = Readable | | W = Writable | | P = Program | | r = Reserved | bit |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | vn) | | |
| bit 31 | FRMEN: Fran | ned SPI Suppo | ort bit | | | | |
| | | | nabled (SSx pi | in used as FSY | NC input/outp | ut) | |
| | | PI support is d | | | | , | |
| bit 30 | | - | | ontrol on SSx | pin bit (Framed | SPI mode only | /) |
| | | nc pulse input nc pulse outpu | (Slave mode) t (Master mode | e) | | | |
| bit 29 | FRMPOL: Fra | ame Sync Pola | rity bit (Framed | d SPI mode on | ly) | | |
| | | lse is active-hi | 0 | | | | |
| | - | Ise is active-lo | | | | | |
| bit 28-18 | | rite '0'; ignore | | | | | |
| bit 17 | | - | dge Select bit | | | | |
| | | | oulse coincides oulse precedes | | | | |
| bit 16 | - | rite '0'; ignore | - | | | | |
| bit 15 | ON: SPI Perip | | | | | | |
| 2.1.10 | 1 = SPI Perip | heral is enable heral is disable | | | | | |
| bit 14 | | | eption Mode bi | it | | | |
| | | | CPU enters De | | mode | | |
| | 0 = Continue | operation whe | n CPU enters E | Debug Exception | on mode | Normal mode. | |
| bit 13 | | IDLE Mode bit | | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | |
| | 1 = Discontinu | ue operation w | hen CPU enter | s in Idle mode | | | |
| L:140 | | operation in Id | | | | | |
| bit 12 | | able SDOx pin | | | hu | | |
| | | is not used by is controlled b | | in is controlled | by associated | PORT register | |
| | | | | | | | |

| bit 11-10 | MODE<32,16>: 32/16-bit Communication Select bits |
|-----------|--|
| | 1x = 32-bit data width 01 = 16-bit data width 00 = 8-bit data width |
| bit 9 | SMP: SPI Data Input Sample Phase bit <u>Master mode (MSTEN = 1):</u> 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time <u>Slave mode (MSTEN = 0):</u> SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0. |
| bit 8 | CKE: SPI Clock Edge Select bit 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit) 0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit) Note: The CKE bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1). |
| bit 7 | SSEN: Slave Select Enable (Slave mode) bit 1 = <u>SSx</u> pin used for Slave mode 0 = SSx pin not used for Slave mode, pin controlled by port function. |
| bit 6 | CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level |
| bit 5 | MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode |
| bit 4-0 | Reserved: Write '0'; ignore read |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|--|---|---|--|------------------------|----------------|--------------|
| — | — | — | — | — | — | — | — |
| oit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | _ | _ | | _ | | _ |
| bit 23 | | | | | | | bit 1 |
| r-x | r-x | r-x | r-x | R-0 | r-x | r-x | r-x |
| | | _ | — | SPIBUSY | _ | _ | — |
| bit 15 | | | | | | | bit |
| r-x | R/W-0 | r-x | r-x | R-0 | r-x | r-x | R-0 |
| | SPIROV | _ | — | SPITBE | _ | — | SPIRBF |
| oit 7 | | | | | | | bit |
| | | n – Rit Value | at POR · ('0' | '1' x – Linknowr | n) | | |
| | | | - | '1', x = Unknowr | ו) | | |
| bit 31-12 | Reserved: Writ | e '0'; ignore | read | '1', x = Unknowr | (ו | | |
| bit 31-12 bit 11 | Reserved: Writ SPIBUSY: SPI 1 = SPI periphe | e '0'; ignore Activity Statu ral is current | read is bit ily busy with s | <pre>'1', x = Unknowr come transactions</pre> | · | | |
| bit 31-12 | Reserved: Writ SPIBUSY: SPI | e '0'; ignore Activity Statu ral is current ral is current | read is bit tly busy with s tly idle | | · | | |
| bit 31-12 bit 11 bit 10-7 | Reserved: Writ SPIBUSY: SPI 1 = SPI periphe 0 = SPI periphe Reserved: Writ SPIROV: Recei 1 = A new data data in the S 0 = No overflow | e '0'; ignore Activity Statu ral is current ral is current e '0'; ignore ve Overflow is completel SPIxBUF reg v has occurre | read is bit tly busy with s tly idle read Flag bit y received and ister. | | s user software | e has not read | the previous |
| bit 31-12 bit 11 | Reserved: Writ SPIBUSY: SPI 1 = SPI periphe 0 = SPI periphe Reserved: Writ SPIROV: Recei 1 = A new data data in the S 0 = No overflow | e '0'; ignore Activity Statu ral is current ral is current e '0'; ignore ve Overflow is completel SPIxBUF reg has occurre hardware; c | read is bit tly busy with s tly idle read Flag bit y received and ister. ed | ome transactions | s user software | e has not read | the previous |
| bit 31-12 bit 11 bit 10-7 bit 6 | Reserved: Writ SPIBUSY: SPI 1 = SPI periphe 0 = SPI periphe Reserved: Writ SPIROV: Recei 1 = A new data data in the S 0 = No overflow This bit is set in Reserved: Writ SPITBE: SPI Th 1 = Transmit but 0 = Transmit but Automatically set | e '0'; ignore Activity Statu ral is current ral is current e '0'; ignore ve Overflow is completel SPIxBUF reg has occurre hardware; c e '0'; ignore ransmit Buffe ffer, SPIxTX ffer, SPIxTX et in hardware | read us bit tly busy with s tly idle read Flag bit y received and ister. an only be cle read er Empty Statu B is empty B is not empty re when SPI tr | come transactions d discarded. The eared (= 0) in soft us bit ransfers data fron | user software ware. |) SPIXSR. | the previous |
| Dit 31-12 Dit 11 Dit 10-7 Dit 6 Dit 5-4 | Reserved: Writ SPIBUSY: SPI 1 = SPI periphe 0 = SPI periphe Reserved: Writ SPIROV: Recei 1 = A new data data in the S 0 = No overflow This bit is set in Reserved: Writ SPITBE: SPI Th 1 = Transmit bu 0 = Transmit bu Automatically set | e '0'; ignore Activity Statu ral is current e '0'; ignore ve Overflow is completel SPIxBUF reg v has occurre hardware; c e '0'; ignore ransmit Buffe ffer, SPIxTX ffer, SPIxTX et in hardwar eared in hardwar | read us bit tly busy with s tly idle read Flag bit y received and ister. ed an only be cle read er Empty Statu B is empty B is not empty re when SPI to dware when S | come transactions d discarded. The eared (= 0) in soft us bit | user software ware. |) SPIXSR. | the previous |
| Dit 31-12 Dit 11 Dit 10-7 Dit 6 Dit 5-4 Dit 3 | Reserved: Writ SPIBUSY: SPI 1 = SPI periphe 0 = SPI periphe Reserved: Writ SPIROV: Recei 1 = A new data data in the S 0 = No overflow This bit is set in Reserved: Writ SPITBE: SPI Th 1 = Transmit but 0 = Transmit but Automatically set | e '0'; ignore Activity Statu ral is current e '0'; ignore ve Overflow is completel SPIxBUF reg has occurre hardware; c e '0'; ignore ransmit Buffe ffer, SPIxTX ffer, SPIxTX et in hardware e '0'; ignore | read is bit ily busy with s ily idle read Flag bit y received and ister. an only be cle read er Empty Statu B is empty B is not empty re when SPI ti dware when S | come transactions d discarded. The eared (= 0) in soft us bit ransfers data fron | user software ware. |) SPIXSR. | the previous |

17.2 Master and Slave Modes

The PIC32MX3XX/4XX SPI module operates in normal Master or Slave modes and offers the following additional modes:

- Framed Master
- Framed Slave
- 8, 16, 32-bit Data Width Transfers
- Slave Select (Slave mode only)

Below is a typical system Master – Slave connection diagram.

17.2.1 8, 16, AND 32-BIT OPERATION

The PIC32MX3XX/4XX SPI module allows three types of data widths when transmitting and receiving data over an SPI bus. The selection of data width determines the minimum length of SPI data.

Two control bits, MODE32 and MODE16 (SPIxCON<11:10>), define the mode of operation. To change the mode of operation on the fly, the SPI module must be idle, i.e., not performing any transactions. If the SPI module is switched off (SPIxCON<15> = 0), the new mode will be available when the module is again switched on.

The number of clock pulses at the SCKx pin are dependent on the selected mode of operation. For 8-bit mode, 8 clocks; for 16-bit mode, 16 clocks; and for 32-bit mode, 32 clocks are required.

PIC32MX3XX/4XX PROCESSOR 2 [SPI Slave] [SPI Master] SDOx SDIx Serial Receive Buffer Serial Receive Buffer (SPIxRXB)⁽²⁾ (SPIxRXB) SDIx SDOx Shift Register Shift Register (SPIxSR) (SPIxSR) LSB MSB MSB LSB Serial Transmit Buffer Serial Transmit Buffer (SPIxTXB)⁽²⁾ (SPIxTXB) Serial Clock SCKx SCKx SPI Buffer SPI Buffer (SPIxBUF) (SPIxBUF) SSx⁽¹⁾ GPIO/SSx MSTEN (SPIxCON<5>) = 1 SSEN (SPIxCON<7>) = 1 and MSTEN (SPIxCON < 5 >) = 0

FIGURE 17-2: SPI MASTER/SLAVE CONNECTION

Note 1: Using the \overline{SSx} pin in Slave mode of operation is optional.

2: User must write transmit data to SPIxBUF and read received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory mapped to SPIxBUF.

17.2.2 MASTER MODE

In Master mode, data from the SPIxBUF register is transmitted synchronously on the SDO (output) pin while synchronous data is received from the slave device on the SDI (input) pin. In this mode, the Master controls the synchronous data transfer with the SCK clock pin by generating 8, 16 or 32 clock pulses, depending on the selected data size.

17.2.2.1 Master Mode Operations

In Master mode the SCK and SDO pins are outputs and the SDI pin is an input. Setting the control bit, DISSDO (SPIxCON<12>), disables transmission at the SDO pin if Receive Only mode of operation is desired. Refer to Table 17-7.

The SDI (input) must be configured to properly sample the data received from the slave device by configuring the sample bit, SMP (SPIxCON<9>).

In Master mode, the SCK clock edge and polarity must be configured properly for the master and slave device to correctly transfer data synchronously. Refer to the timing diagram shown in Figure 17-3 to determine the appropriate settings.

In Master mode, the data transfers can be 8, 16, or 32 bits and are configured using control bits, MODE<32,16> (SPIxCON<11:10>). Refer to **Section 17.2.1 "8, 16, and 32-bit Operation"**.

In Master mode, the system clock is divided and then used as the serial clock. The division is based on the settings in the SPIxBRG register. Refer to Section 17.2.5 "SPI Master Mode Clock Frequency".

17.2.2.2 Master SPIxCON Configuration

The following bits must be configured as shown for the Master mode of operation when configuring the SPIxCON register:

- Enable Master Mode MSTEN (SPIxCON<5>) = 1.
- Disable Framed SPI support FRMEN (SPIxCON<31>) = 0

The remaining bits are shown with example configurations and may be configured as desired:

- Enable module control of SDO pin DISSDO (SPIxCON<12>) = 0
- Configure SCK clock polarity to idle high CKP (SPIxCON<6>) = 1
- Configure SCK clock edge transition from Idle to active – CKE (SPIxCON<8>) = 0
- Select 16-bit data width MODE<32,16> (SPIxCON<11:10>) = 01
- Sample data input at middle SMP (SPIxCON<9>) = 0
- Enable SPI module when CPU idle SIDL (SPIxCON<13>) = 0

17.2.2.3 Master Mode Initialization

The following steps should be performed to setup the SPI module for the Master mode of operation:

- 1. If interrupts are used, disable the SPI interrupts in the respective IEC0/1 register.
- 2. Stop and reset the SPI module by clearing the ON bit.
- 3. Clear the receive buffer.
- 4. If interrupts are used, the following additional steps are performed:
 - Clear the SPIx interrupt flags/events in the respective IFS0/1 register.
 - Set the SPIx interrupt enable bits in the respective IEC0/1 register.
 - Write the SPIx interrupt priority and subpriority bits in the respective IPC5/7 register.
- 5. Write the Baud Rate register, SPIxBRG.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Write the selected configuration settings to the SPIxCON register.
- Enable SPI operation by setting the ON bit (SPIxCON<15>).
- 9. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

Note 1: When using the Slave Select mode, the SSx or another GPIO pin is used to control the slave's SSx input. The pin must be controlled in software.

- 2: The user must turn off the SPI device prior to changing the CKE or CKP bits. Otherwise, the behavior of the device is not ensured.
- 3: The SPI device must be turned off prior to changing the mode from Slave to Master.
- 4: The SPIxSR register cannot be written to directly by the user. All writes to the SPIxSR register are performed through the SPIxBUF register.



EXAMPLE 17-1: INITIALIZATION FOR 16-BIT SPI MASTER MODE

```
/*
   The following code example will initialize the SPI1 in master mode.
   It assumes that none of the SPI1 input pins are shared with an analog input.
   If so, the AD1PCFG and corresponding TRIS registers have to be properly configured.
* /
   int rData;
   IEC0CLR=0x03800000;
                                 // disable all interrupts
   SPT1CON = 0;
                                 // Stops and resets the SPI1.
   rData=SPI1BUF;
                                 // clears the receive buffer
   IFSOCLR=0x03800000;
                                 // clear any existing event
   IPC5CLR=0x1f000000;
                                 // clear the priority
   IPC5SET=0x0d000000;
                                 // Set IPL=3, subpriority 1
   IEC0SET=0x03800000;
                                 // Enable Rx, Tx and Error interrupts
                                 // use F_{PB}/4 clock frequency
   SPI1BRG=0x1;
   SPI1STATCLR=0x40;
                                 // clear the Overflow
                                 // SPI ON, 8 bits transfer, SMP=1, Master Mode
   SPI1CON=0x8220;
                                  // from now on, the device is ready to transmit and receive
                                     data
   SPI1BUF='A';
                                  // transmit an A character
```

17.2.3 SLAVE MODE

In Slave mode, data from the SPIxBUF register is transmitted synchronously on the SDO (output) pin while synchronous data is received from the Master device on the SDI (input) pin. In this mode, the Master device controls the synchronous data transfer with the SCK clock pin by generating 8, 16 or 32 clock pulses, depending on the selected data size.

17.2.3.1 Slave Mode Operations

The SDO pin is an output and the SPI pin is an input. Setting the control bit, DISSDO (SPIxCON<12>), disables transmission at the SDO pin if Receive Only mode of operation is desired.

Refer to Table 17-7.

The SDI (input) must be configured to properly sample the data received from the slave device by configuring the sample bit, SMP (SPIxCON<9>).

Refer to timing diagram shown in Figure 17-4 to determine the appropriate settings.

Data transfers can be 8, 16, or 32 bits and are configured using control bits. MODE<32,16> (SPIxCON<11:10>).

Refer to Section 17.2.1 "8, 16, and 32-bit Operation" for details.

Slave Select Synchronization: The SSx pin allows a Synchronous Slave mode. If the SSEN (SPIxCON<7>) bit is set, transmission and reception is enabled in Slave mode only if the SSx pin is driven to a low state. If the SSEN bit is not set, the SSx pin does not affect the module operation in Slave mode.

17.2.3.2 Slave SPIxCON Configuration

The following bits must be configured as shown for the Slave mode of operation when configuring the SPIxCON register:

- Enable Slave Mode MSTEN (SPIxCON<5>) = 0.
- Disable Framed SPI support FRMEN (SPIxCON<31>) = 0

The remaining bits are shown with example configurations and may be configured as desired:

- Enable module control of SDO pin DISSDO (SPIxCON<12>) = 0
- Configure SCK clock polarity to Idle high CKP (SPIxCON<6>) = 1
- Configure SCK clock edge transition from Idle to active – CKE (SPIxCON<8>) = 0
- Disable Slave Select Pin SSEN (SPIxCON<7>) = 0
- Select 16-bit data width MODE<32,16> (SPIxCON<11:10>) = 01
- Sample data input at middle SMP (SPIxCON<9>) = 0
- Enable SPI module when CPU Idle SIDL (SPIxCON<13>) = 0

17.2.3.3 Slave Mode Initialization

The following steps are used to set up the SPI module for the Slave mode of operation:

- 1. If interrupts are used, disable the SPI interrupts in the respective IEC0/1 register.
- 2. Stop and reset the SPI module by clearing the ON bit.
- 3. Clear the receive buffer.
- 1. If using interrupts, the following additional steps are performed:
 - Clear the SPIx interrupt flags/events in the respective IFS0/1 register.
 - Set the SPIx interrupt enable bits in the respective IEC0/1 register.
 - Write the SPIx interrupt priority and subpriority bits in the respective IPC5/7 register.
- 2. Clear the SPIROV bit (SPIxSTAT<6>).
- Write the selected configuration settings to the SPIxCON register with MSTEN (<SPIxCON<5>) = 0.
- 4. Enable SPI operation by setting the ON bit (SPIxCON<15>).
- 5. Transmission (and reception) will start as soon as the master provides the serial clock.
 - Note 1: The user must turn off the SPI device prior to changing the CKE or CKP bits. Otherwise, the behavior of the device is not ensured.
 - 2: The SPI device must be turned off prior to changing the mode from Master to Slave.
 - 3: The SPIxSR register cannot be written into directly by the user. All writes to the SPIxSR register are performed through the SPIxBUF register.




EXAMPLE 17-2: FOR 16-BIT SPI SLAVE MODE INITIALIZATION

```
/*
   The following code example will initialize the SPI1 in slave mode with SSEN.
   It assumes that the SPI1 SS input pin on RB2 is shared with the AN2 analog input.
   It thus properly configures the corresponding AD1PCFG and TRIS registers bits.
*/
   int
           rData;
   IEC0CLR=0x03800000;
                         // disable all interrupts
                       // Stops and resets the SPI1.
// Set RB2 as a digital input
   SPI1CON = 0;
   TRISBSET = 0x4;
   AD1PCFGSET = 0x4;
                         // Analog input pin in digital mode
                         // clears the receive buffer
   rData=SPI1BUF;
   IFSOCLR=0x03800000; // clear any existing event
   IPC5CLR=0x1f000000; // clear the priority
   IPC5SET=0x0d000000; // Set IPL=3, subpriority 1
   IEC0SET=0x03800000;
                          // Enable Rx, Tx and Error interrupts
   SPI1STATCLR=0x40;
                          // clear the Overflow
   SPI1CON=0x8000;
                          // SPI ON, 8 bits transfer, Slave Mode
                          // from now on, the device is ready to receive and transmit data
```

17.2.4 FRAMED SPI MODES

The module supports a very basic framed SPI protocol while operating in either Master or Slave modes. The following features are provided in the SPI module to support Framed SPI modes:

- The control bit, FRMEN (SPIxCON<31>), enables Framed SPI mode and causes the SSx pin to be used as a frame synchronization pulse input or output pin. The state of the SSEN (SPIxCON<7>) is ignored.
- The control bit, FRMSYNC (SPIxCON<30>), determines whether the SSx pin is an input or an output (i.e., whether the module receives or generates the frame synchronization pulse).
- The FRMPOL (SPIxCON<29>) determines the frame synchronization pulse polarity for a single SPI clock cycle.

The following framed SPI modes are supported by the SPI module:

- Frame Master mode: The SPI module generates the frame synchronization pulse and provides this pulse to other devices at the SSx pin.
- Frame Slave mode: The SPI module uses a frame synchronization pulse received at the SSx pin.

The Framed SPI modes are supported in conjunction with the Master and Slave modes. Thus, the following framed SPI configurations are available:

- SPI Master mode and Frame Master mode
- SPI Master mode and Frame Slave mode
- SPI Slave mode and Frame Master mode
- SPI Slave mode and Frame Slave mode

These four modes determine whether or not the SPI module generates the serial clock and the frame synchronization pulse.



FIGURE 17-5: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM

3: The SPIxTXB and SPIxRXB registers are memory mapped to the SPIxBUF register.

17.2.4.1 SPI Master Mode and Frame Master Mode Operations

This Framed SPI mode is enabled by setting bits MSTEN (SPIxCON<5>) and FRMEN (SPIxCON<31>) to '1', and bit FRMSYNC (SPIxCON<30>) to '0'. In this mode, the serial clock will be output continuously at the SCKx pin, regardless of whether the module is transmitting. When SPIxBUF is written, the SSx pin will be driven active, high or low depending on bit FRMPOL (SPIxCON<29>), on the next transmit edge of the SCKx clock. The SSx pin will be active for one SCKx clock cycle. The module will start transmitting data on the same or on the next transmit edge of the SCKx, depending on the SPIFE (SPIxCON<17>) setting, as shown in Figure 17-6. A connection diagram indicating signal directions for this operating mode is shown in Figure 17-5.

The SCK, SDO and SSx pins are outputs, the SDI pin is an input. Setting the control bit, DISSDO (SPIxCON<12>), disables transmission at the SDO pin if Receive Only mode of operation is desired; refer to Table 17-7.

The SDI (input) must be configured to properly sample the data received from the slave device by configuring the sample bit, SMP (SPIxCON<9>).

In Master mode, the SCK clock edge and polarity must be configured properly for the master and slave device to correctly transfer data synchronously.

Refer to timing diagram shown in Figure 17-3 to determine the appropriate settings.

17.2.4.2 Master SPIxCON Configuration

The following bits must be configured as shown for the Master mode of operation when configuring the SPIxCON register:

- Enable Master Mode MSTEN (SPIxCON<5>) = 1
- Enable Framed SPI support FRMEN (SPIxCON<31>) = 1
- Select SSx pin as Frame Master (output) FRMSYNC(SPIxCON<30>) = 0

The remaining bits are shown with example configurations and may be configured as desired:

- Enable module control of SDO pin SDO (SPIxCON<12>) = 0
- Configure SCK clock polarity to Idle high CKP (SPIxCON<6>) = 1
- Configure SCK clock edge transition from Idle to active – CKE (SPIxCON<8>) = 0

- Select SSx active-low pin polarity FRMPOL (SPIxCON<29>) = 0
- Select 16-bit data width MODE<32,16> (SPIxCON<11:10>) = 01
- Sample data input at middle SMP (SPIxCON<9>) = 0
- Enable SPI module when CPU Idle SIDL (SPIxCON<13>) = 0

17.2.4.3 Framed Master Mode Initialization

The following steps are used to set up the SPI module for the Master mode of operation:

- 1. If interrupts are used, disable the SPI interrupts in the respective IEC0/1 register.
- 2. Stop and reset the SPI module by clearing the ON bit.
- 3. Clear the receive buffer.
- 4. If using interrupts, the following additional steps are performed:
 - Clear the SPIx interrupt flags/events in the respective IFS0/1 register.
 - Set the SPIx interrupt enable bits in the respective IEC0/1 register.
 - Write the SPIx interrupt priority and subpriority bits in the respective IPC5/7 register.
- 5. Clear the SPIROV bit (SPIxSTAT<6>).
- 6. Write the selected configuration settings to the SPIxCON register.
- 7. Enable SPI operation by setting the ON bit (SPIxCON<15>).
 - Note 1: The user must turn off the SPI device prior to changing the CKE or CKP bits. Otherwise, the behavior of the device is not ensured.
 - The SPIxSR register cannot be written into directly by the user. All writes to the SPIxSR register are performed through the SPIxBUF register.

FIGURE 17-6: SPI MASTER, FRAME MASTER MODE32 = 0, MODE16 = 1, SPIFE = 0, FRMPOL = 1



17.2.4.4 SPI Master Mode and Frame Slave Mode Operations

This Framed SPI mode is enabled by setting bits MSTEN (SPIxCON<5>), FRMEN (SPIxCON<31>), and FRMSYNC (SPIxCON<30>) to '1'. The SSx pin is an input, and it is sampled on the sample edge of the SPI clock. When it is sampled active, high, or low depending on bit FRMPOL (SPIxCON<29>), data will be transmitted on the subsequent transmit edge of the SPI clock, as shown in Figure 17-7. The interrupt flag SPIxIF is set when the transmission is complete. The user must make sure that the correct data is loaded into the SPIxBUF for transmission before the signal is received at the SSx pin. A connection diagram indicating signal directions for this operating mode is shown in Figure 17-8.

The SCK and SDO pins are outputs, the SDI and \overline{SSx} pins are inputs. Setting the control bit, DISSDO (SPIxCON<12>), disables transmission at the SDO pin if Receive Only mode of operation is desired; refer to Table 17-7.

The SDI pin must be configured to properly sample the data received from the slave device by configuring the sample bit, SMP (SPIxCON<9>).

In Master mode, the SCK clock edge and polarity must be configured properly for the master and slave device to correctly transfer data synchronously.

Refer to timing diagram shown in Figure 17-3 to determine the appropriate settings.

17.2.4.5 Master SPIxCON Configuration

The following bits must be configured as shown for the Master mode of operation when configuring the SPIxCON register:

- Enable Master Mode MSTEN (SPIxCON<5>) = 1
- Enable Framed SPI support FRMEN (SPIxCON<31>) = 1
- Select SSx pin as Frame Slave (input) FRMSYNC (SPIxCON<30>) = 1

The remaining bits are shown with example configurations and may be configured as desired:

- Enable module control of SDO pin DISSDO (SPIxCON<12>) = 0
- Configure SCK clock polarity to Idle high CKP (SPIxCON<6>) = 1
- Configure SCK clock edge transition from Idle to active – CKE (SPIxCON<8>) = 0

- Select SSx active low pin polarity FRMPOL (SPIxCON<29>) = 0
- Select 16-bit data width MODE<32,16> (SPIxCON<11:10>) = 01
- Sample data input at middle SMP (SPIxCON<9>) = 0
- Enable SPI module when CPU Idle SIDL (SPIxCON<13>) = 0

17.2.4.6 Framed Slave Mode Initialization

The following steps are used to set up the SPI module for the Slave mode of operation:

- 1. If interrupts are used, disable the SPI interrupts in the respective IEC0/1 register.
- 2. Stop and reset the SPI module by clearing the ON bit.
- 3. Clear the receive buffer.
- 4. If using interrupts, the following additional steps are performed:
 - Clear the SPIx interrupt flags/events in the respective IFS0/1 register.
 - Set the SPIx interrupt enable bits in the respective IEC0/1 register.
 - Write the SPIx interrupt priority and subpriority bits in the respective IPC5/7 register.
- 5. Clear the SPIROV bit (SPIxSTAT<6>).
- 6. Write the selected configuration settings to the SPIxCON register.
- 7. Enable SPI operation by setting the ON bit (SPIxCON<15>).

Note 1: The user must turn off the SPI device prior to changing the CKE or CKP bits. Otherwise, the behavior of the device is not ensured.

- 2: The SPIxSR register cannot be written into directly by the user. All writes to the SPIxSR register are performed through the SPIxBUF register.
- **3:** Receiving a frame sync pulse will start a transmission, regardless of whether or not data was written to SPIxBUF. If a write was not performed, zeros will be transmitted.

FIGURE 17-7: SPI MASTER, FRAME SLAVE MODE32 = 0, MODE16 = 1, SPIFE = 0, FRMPOL = 1



FIGURE 17-8: SPI MASTER, FRAME SLAVE CONNECTION DIAGRAM



17.2.4.7 SPI Slave Mode and Frame Master Mode

This Framed SPI mode is enabled by setting bit MSTEN (SPIxCON<5>) to '0', bit FRMEN (SPIxCON<31>) to '1' and bit FRMSYNC (SPIxCON<30>) to '0'. The input SPI clock will be continuous in Slave mode. The SSx pin will be an output when bit FRMSYNC is low. Therefore, when SPIBUF is written, the module will drive the SSx pin active, high or low depending on bit FRMPOL (SPIxCON<29>), on the next transmit edge of the SPI clock. The SSx pin will be driven active for one SPI clock cycle. Data transmission will start on the next SPI clock transmit edge. A connection diagram indicating signal directions for this operating mode is shown in Figure 17-9.

The SDO and \overline{SSx} pins are outputs and the SCK and SDI pins are inputs. Setting the control bit, DISSDO (SPIxCON<12>), disables transmission at the SDO pin if Receive Only mode of operation is desired; refer to Table 17-7.

The SDI pin must be configured to properly sample the data received from the slave device by configuring the sample bit, SMP (SPIxCON<9>).

Refer to timing diagram shown in Figure 17-6 to determine the appropriate settings.

17.2.4.8 Slave SPIxCON Configuration

The following bits must be configured as shown for the Slave mode of operation when configuring the SPIxCON register:

- Enable Slave Mode MSTEN (SPIxCON<5>) = 1
- Enable Framed SPI support FRMEN (SPIxCON<31>) = 1
- Select SSx pin as Frame Master (output) FRMSYNC(SPIxCON<30>) = 0

The remaining bits are shown with example configurations and may be configured as desired:

- Enable module control of SDO pin DISSDO (SPIxCON<12>) = 0
- Configure SCK clock polarity to Idle high CKP (SPIxCON<6>) = 1
- Configure SCK clock edge transition from Idle to active – CKE (SPIxCON<8>) = 0
- Select SSx active low pin polarity FRMPOL (SPIxCON<29>) = 0
- Select 16-bit data width MODE<32,16> (SPIxCON<11:10>) = 01
- Sample data input at middle SMP (SPIxCON<9>) = 0
- Enable SPI module when CPU Idle SIDL (SPIxCON<13>) = 0

17.2.4.9 Framed Master Mode Initialization

The following steps are used to set up the SPI module for the Slave mode of operation:

- 1. If interrupts are used, disable the SPI interrupts in the respective IEC0/1 register.
- 2. Stop and reset the SPI module by clearing the ON bit.
- 3. Clear the receive buffer.
- 4. If using interrupts, the following additional steps are performed:
 - Clear the SPIx interrupt flags/events in the respective IFS0/1 register.
 - Set the SPIx interrupt enable bits in the respective IEC0/1 register.
 - Write the SPIx interrupt priority and subpriority bits in the respective IPC5/7 register.
- 5. Clear the SPIROV bit (SPIxSTAT<6>).
- 6. Write the selected configuration settings to the SPIxCON register.
- 7. Enable SPI operation by setting the ON bit (SPIxCON<15>).
- 8. Transmission (and reception) will start as soon as the master provides the serial clock.
 - Note 1: The user must turn off the SPI device prior to changing the CKE or CKP bits. Otherwise, the behavior of the device is not ensured.
 - 2: The SPIxSR register cannot be written into directly by the user. All writes to the SPIxSR register are performed through the SPIxBUF register.





17.2.4.10 SPI Slave Mode and Frame Slave Mode

This Framed SPI mode is enabled by setting bits (SPIxCON<5>) MSTEN to '0', FRMEN (SPIxCON<31>) '1', to FRMSYNC and (SPIxCON<30>) to '1'. Therefore, both the SCKx and \overline{SSx} pins will be inputs. The \overline{SSx} pin will be sampled on the sample edge of the SPI clock. When SSx is sampled active, high or low depending on bit, FRMPOL (SPIxCON<29>), data will be transmitted on the next transmit edge of SCKx. A connection diagram indicating signal directions for this operating mode is shown in Figure 17-10.

The SDO pins is an output and the SCK, SDI and SSx pins are inputs. Setting the control bit, DISSDO (SPIxCON<12>), disables transmission at the SDO pin if Receive Only mode of operation is desired; refer to Table 17-7.

The SDI pin must be configured to properly sample the data received from the slave device by configuring the sample bit, SMP (SPIxCON<9>).

Refer to timing diagram shown in Figure 17-7 to determine the appropriate settings.

17.2.4.11 Slave SPIxCON Configuration

The following bits must be configured as shown for the Slave mode of operation when configuring the SPIxCON register:

- Enable Slave Mode MSTEN (SPIxCON<5>) = 0
- Enable Framed SPI support FRMEN (SPIxCON<31>) = 1
- Select SSx pin as Frame Slave (input) FRMSYNC(SPIxCON<30>) = 1

The remaining bits are shown with example configurations and may be configured as desired:

- Enable module control of SDO pin DISSDO (SPIxCON<12>) = 0
- Configure SCK clock polarity to Idle high CKP (SPIxCON<6>) = 1
- Configure SCK clock edge transition from Idle to active – CKE (SPIxCON<8>) = 0
- Select SSx active-low pin polarity FRMPOL (SPIxCON<29>) = 0
- Select 16-bit data width MODE<32,16> (SPIxCON<11:10>) = '01'
- Sample data input at middle SMP (SPIxCON<9>) = 0
- Enable SPI module when CPU Idle SIDL (SPIxCON<13>) = 0

17.2.4.12 Framed Slave Mode Initialization

The following steps are used to set up the SPI module for the Slave mode of operation:

- 1. If interrupts are used, disable the SPI interrupts in the respective IEC0/1 register.
- 2. Stop and reset the SPI module by clearing the ON bit.
- 3. Clear the receive buffer.
- 4. If using interrupts, the following additional steps are performed:
 - Clear the SPIx interrupt flags/events in the respective IFS0/1 register.
 - Set the SPIx interrupt enable bits in the respective IEC0/1 register.
 - Write the SPIx interrupt priority and subpriority bits in the respective IPC5/7 register.
- 5. Clear the SPIROV bit (SPIxSTAT<6>).
- 6. Write the selected configuration settings to the SPIxCON register.
- 7. Enable SPI operation by setting the ON bit (SPIxCON<15>).
- 8. Transmission (and reception) will start as soon as the master provides the serial clock.

- Note 1: The user must turn off the SPI device prior to changing the CKE or CKP bits. Otherwise, the behavior of the device is not ensured.
 - 2: The SPIxSR register cannot be written into directly by the user. All writes to the SPIxSR register are performed through the SPIxBUF register.
 - 3: Receiving a frame sync pulse will start a transmission, regardless of whether or not data was written to SPIxBUF. If a write was not performed, zeros will be transmitted.

FIGURE 17-10: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM



- Note 1: In Framed SPI modes, the \overline{SSx} pin is used to transmit/receive the <u>frame</u> synchronization pulse.
 - 2: Framed SPI modes require the use of all four pins (i.e., using the SSx pin is not optional).
 - 3: Slave Select is not available when using Frame mode as a slave device.

17.2.5 SPI MASTER MODE CLOCK FREQUENCY

In Master mode, the SPI module clock source is the peripheral bus clock (PBCLK) and the SCK clock baud rate is derived from the PBCLK clock and the SPIxBRG register.

Equation 17-1 defines the SCKx clock frequency as a function of the SPIxBRG register settings.

EQUATION 17-1: SPI CLOCK FREQUENCY



Note that the maximum possible baud rate is $F_{PB}/2$ (SPIXBRG = 0) and the minimum possible baud rate is $F_{PB}/1024$.

Sample SPI clock frequencies are shown in the table Table 17-6.

Note: The SCKx signal clock is not free running for nonframed SPI modes. It will only run for 8, 16 or 32 pulses when the SPIxBUF is loaded with data. It will however, be continuous for Framed modes.

| SPIxBRG setting | 0 | 15 | 31 | 63 | 85 | 127 |
|--------------------------|-----------|------------|------------|------------|------------|------------|
| F _{PB} = 50 MHz | 25.00 MHz | 1.56 MHz | 781.25 KHz | 390.63 KHz | 290.7 KHz | 195.31 KHz |
| F _{PB} = 40 MHz | 20.00 MHz | 1.25 MHz | 625.00 KHz | 312.50 KHz | 232.56 KHz | 156.25 KHz |
| F _{PB} = 25 MHz | 12.50 MHz | 781.25 KHz | 390.63 KHz | 195.31 KHz | 145.35 KHz | 97.66 KHz |
| F _{PB} = 20 MHz | 10.00 MHz | 625.00 KHz | 312.50 KHz | 156.25 KHz | 116.28 KHz | 78.13 KHz |
| F _{PB} = 10 MHZ | 5.00 MHz | 312.50 KHz | 156.25 KHz | 78.13 KHz | 58.14 KHz | 39.06 KHz |

TABLE 17-6: SAMPLE SCKX FREQUENCIES

17.2.6 SPI Error Handling

When a new data word has been shifted into shift register SPIxSR and the previous contents of receive register SPIxRXB have not been read by the user software, the SPIROV bit (SPIxSTAT<6>) will be set. The module will not transfer the received data from SPIxSR to the SPIxRXB. Further data reception is disabled until the SPIROV bit is cleared. The SPIROV bit is not cleared automatically by the module and must be cleared by the user software.

17.3 SPI Interrupts

The SPI module has the ability to generate interrupts reflecting the events that occur during the data communication. The following types of interrupts can be generated:

- Receive data available interrupts, signalled by SPI1RXIF (IFS0<25>), SPI2RXIF (IFS1<7>). This event occurs when there is new data assembled in the SPIxBUF receive buffer.
- Transmit buffer empty interrupts, signalled by SPI1TXIF (IFS0<24>), SPI2TXIF (IFS1<6>). This event occurs when there is space available in the SPIxBUF transmit buffer and new data can be written.
- Receive buffer overflow interrupts, signalled by SPI1EIF (IFS0<23>), SPI2EIF(IFS1<5>). This event occurs when there is an overflow condition for the SPIxBUF receive buffer, i.e., new receive data assembled but the previous one is not read.

An SPI device is enabled as a source of interrupts via the respective SPI interrupt enable bits:

- SPI1RXIE (IEC0<25>) and SPI2RXIE (IEC1<7>)
- SPI1TXIE (IEC0<24>) and SPI2TXIE (IEC1<6>)
- SPI1EIE (IEC0<23>) and SPI2EIE (IEC1<5>)

The interrupt priority level bits and interrupt subpriority level bits must be also be configured:

- SPI1IP (IPC5<28:26>), SPI1IS (IPC5<25:24>)
- SPI2IP (IPC7<28:26>), SPI2IS (IPC7<25:24>)

In addition to enabling the SPI interrupts, an Interrupt Service Routine, ISR, is required. Example 17-3 is a partial code example of an ISR.

Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.

EXAMPLE 17-3: SPI INITIALIZATION WITH INTERRUPTS ENABLED

```
The following code example illustrates an SPI1 interrupt configuration.
   When the SPI1 interrupt is generated, the cpu will jump to the vector assigned to SPI1
   interrupt.
   It assumes that none of the SPI1 input pins are shared with an analog input.
   If so, the AD1PCFG and corresponding TRIS registers have to be properly configured.
* /
   int rData;
   IEC0CLR=0x03800000;
                                      // disable all SPI interrupts
   SPI1CON = 0;
                                      // Stops and resets the SPI1.
   rData=SPI1BUF;
                                      // clears the receive buffer
   IFS0CLR=0x03800000;
                                      // clear any existing event
   IPC5CLR=0x1f000000;
                                      // clear the priority
   IPC5SET=0x0d000000;
                                      // Set IPL=3, subpriority 1
   IEC0SET=0x03800000;
                                      // Enable Rx, Tx and Error interrupts
                                      // use F_{\text{PB}}/4 clock frequency
   SPI1BRG=0x1;
   SPI1STATCLR=0x40;
                                      // clear the Overflow
```

// SPI ON, 8 bits transfer, SMP=1, Master Mode

SPI1CON=0x8220;

EXAMPLE 17-4: SPI1 ISR

Note: The SPI1 ISR code example shows MPLAB[®] C32 C Compiler-specific syntax. Refer to your compiler manual regarding support for ISRs.

17.4 I/O Pin Control

Enabling the SPI modules will configure the I/O pin direction as defined by the SPI control bits (see Table 17-7). The port TRIS and LATCH registers will be overridden.

| | | Require | d Settings | for Mod | ule Pin Co | ontrol | |
|-----------------|--------------------|---|-----------------------------|---------------------|------------|-------------|---|
| IO Pin Name | Required | Module Control ⁽³⁾ | Bit Field ⁽³⁾ | TRIS ⁽⁴⁾ | Pin Type | Buffer Type | Description |
| SCK1, SCK2 | Yes | ON and MSTEN | _ | х | 0 | CMOS | SPI1, SPI2 module Clock Output in Master Mode. |
| SCK1, SCK2 | Yes | ON and MSTEN | _ | X ⁽⁵⁾ | I | CMOS | SPI1, SPI2 module Clock Input in Slave Mode. |
| SDI1, SDI2 | Yes | ON | — | X ⁽⁵⁾ | I | CMOS | SPI1, SPI2 module Data Receive pin. |
| SDO1, SDO2 | Yes ⁽¹⁾ | ON | DISSDO | Х | 0 | CMOS | SPI1, SPI2 module Data Transmit pin. |
| <u>SS1, SS2</u> | Yes ⁽²⁾ | ON <u>and</u> FRMEN and MSTEN | SSEN | _X (5) | I | CMOS | SPI1, SPI2 module Slave Select Control pin. |
| <u>SS1, SS2</u> | Yes | ON and FRMEN and FRMSYNC | _ | _Х (5) | I | CMOS | SPI1, SPI2 Frame Sync Pulse input in Frame Mode. |
| <u>SS1, SS2</u> | Yes | ON and FRMEN and FRMSYNC | _ | х | 0 | CMOS | SPI1,SPI2 Frame Sync Pulse output in Frame Mode. |

TABLE 17-7:I/O PIN CONFIGURATION FOR USE WITH SPI MODULES

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; X = Don't Care

Note 1: The SDO pins are only required when SPI data output is needed. Otherwise, these pins can be used for general purpose I/O and require the user to set the corresponding TRIS control register bits.

- 2: The Slave Select pins are only required when a select signal to the slave device is needed. Otherwise, these pins can be used for general purpose I/O and require the user to set the corresponding TRIS control register bits.
- 3: These bits are contained in the SPIxCON register.
- 4: The setting of the TRIS bit is irrelevant.
- 5: If the input pin is shared with an analog input, then the AD1PCFG and the corresponding TRIS register have to be properly set to configure this input as digital.

18.0 INTER-INTEGRATED CIRCUIT (I²C[™])

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard. Figure 18-1 shows the I^2C module block diagram.

The PIC32MX3XX/4XX devices have up to two I^2C interface modules, denoted as I2C1 and I2C2. Each I^2C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'I2Cx' (x = 1 or 2) offers the following key features:

- I²C Interface Supporting both Master and Slave Operation.
- I²C Slave Mode Supports 7 and 10-bit Address.
- I²C Master Mode Supports 7 and 10-bit Address.
- I²C Port allows Bidirectional Transfers between Master and Slaves.
- Serial Clock Synchronization for I²C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control).
- I²C Supports Multi-master Operation; Detects Bus Collision and Arbitrates Accordingly.
- Provides Support for Address Bit Masking.

18.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I^2C operation are supported:

- I²C Slave Operation with 7 or 10-bit Address
- I²C Master Operation with 7 or 10-bit Address

For details about the communication sequence in each of these modes, please refer to the "*PIC32MX3XX/4XX Reference Manual*" (DS61132).

18.2 I²C Registers

The I2CxCON register allows control of the module's operation. The I2CxCON register is readable and writable. I2CxSTAT register contains status flags indicating the module's state during operation.

I2CxRCV is the receive register. When the incoming data is shifted completely, it is moved to the I2CxRCV register. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A Status bit, ADD10, indicates 10-bit Addressing mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated. The I2CxRSR shift register is not directly accessable to the programmer.

18.3 I²C Interrupts

The I²C module generates three interrupt signals: Slave Interrupt (I2CxSIF), Master Interrupt (I2CxMIF) and Bus Collision Interrupt (I2CxBIF).

18.4 Baud Rate Generator

In I²C Master mode, the reload value for the Baud Rate Generator (BRG) resides in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to '0' and stops until another reload has taken place. If clock arbitration is taking place, for instance, the BRG is reloaded when the SCLx pin is sampled high.

As per the I²C standard, FSCL may be 100 kHz or 400 kHz. However, the user can specify any baud rate up to 1 MHz. I2CxBRG values of '0' or '1' are illegal.

EQUATION 18-1: SERIAL CLOCK RATE



PBCLK is the peripheral clock speed. FSCL is the desired $\mathsf{I}^2\mathsf{C}$ bus speed.

FIGURE 18-1: I^2C^{TM} BLOCK DIAGRAM (x = 1 OR 2)



18.5 I²C Module Addresses

The I2CxADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CxCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CxADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When the first address byte is received, it will be compared with the binary value, '11110 A9 A8 R/W = 0 (where A9 and A8 are Most Significant bits of the 10-bit address stored in I2CxADD). If that value matches, the next address byte will be compared with the Least Significant 8 bits of I2CxADD, as specified in the 10-bit addressing protocol.

TABLE 18-1: 7-BIT I²C[™] SLAVE ADDRESSES SUPPORTED BY PIC32MX3XX/4XX

| 0x00 | General call address or Start byte |
|-----------|------------------------------------|
| 0x01-0x03 | Reserved |
| 0x04-0x07 | Hs mode Master codes |
| 0x08-0x77 | Valid 7-bit addresses |
| 0x78-0x7b | 10-bit address upper byte |
| 0x7c-0x7f | Reserved |

18.6 Slave Address Masking

The I2CxMSK register (Register 18-4) designates address bit positions as "don't care" (= 1) for both 7-bit and 10-bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register, causes the slave module to respond, whether the corresponding address bit value is a '0' or '1'. For example, when I2CxMSK is set to '00110000', the slave module will detect both addresses, '0000000' and '00100000'.

18.7 Strict Addressing Support

The control bit, STRICT, enables the module to support the strict addressing. It enables the module to enforce all reserved addresses if they fall within the reserved address table. If the user wants to enforce the reserved address space, the STRICT (I2CxCON<11>) bit must be set to '1'. Once the bit is set, the device will not acknowledge reserved addresses, regardless of the address mask settings.

18.8 General Call Address Support

The general call address is used to address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CxCON<7> = 1). When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CxRCV to determine if the address was device-specific or a general call address. Upon detection of general call address, GCSTAT (I2CxSTAT<9>) bit is set. This method is available in both 7-bit and 10-bit Addressing modes.

18.9 Automatic Clock Stretch

In Slave modes, the module can synchronize buffer reads and writes to the master device by clock stretching.

18.9.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock, if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the I2CxTRN before the master device can initiate another transmit sequence.

18.9.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CxCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCLx pin will be held low at the end of each data receive sequence.

The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the I2CxRCV before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

18.10 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the SCLREL bit may be cleared by software to allow software to control the clock stretching.

If the STREN bit is '0', a software write to the SCLREL bit will be disregarded and have no effect on the SCLREL bit.

18.11 Slope Control

The I^2C standard requires slope control on the SDAx and SCLx signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

18.12 Clock Arbitration

Clock arbitration occurs when the master deasserts the SCLx pin (SCLx allowed to go high by external pull-up resistors) during any receive, transmit or Restart/Stop condition. When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of I2CxBRG and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

18.13 Multi-Master Communication, Bus Collision and Bus Arbitration

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx by letting SDAx float high while another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the I^2C master events interrupt flag and reset the master portion of the I^2C port to its Idle state.

FIGURE 18-2: TYPICAL I²C[™] INTERCONNECTION BLOCK DIAGRAM



| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------------|-------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_5000 | I2C1CON | 31:24 | | | — | | — | _ | | _ |
| | | 23:16 | _ | _ | — | _ | — | — | — | _ |
| | | 15:8 | ON | FRZ | SIDL | SCLREL | STRICT | A10M | DISSLW | SMEN |
| | | 7:0 | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| BF80_0004 | I2C1CONCLR | 31:0 | | CI | ears selected | bits of I2C1CC | N, read yields | undefined val | ue | |
| BF80_5008 | I2C1CONSET | 31:0 | | S | ets selected b | its of I2C1CO | N, read yields | undefined valu | е | |
| BF80_500C | I2C1CONINV | 31:0 | | Inv | verts selected | bits of I2C1CC | N, read yields | undefined val | ue | |
| BF80_5010 | I2C1STAT | 31:24 | _ | — | — | — | — | — | — | |
| | | 23:16 | _ | _ | _ | _ | — | — | _ | _ |
| | | 15:8 | ACKSTAT | TRSTAT | — | _ | _ | BCL | GCSTAT | ADD10 |
| | | 7:0 | IWCOL | I2COV | D/A | Р | S | R/W | RBF | TBF |
| BF80_5014 | I2C1STATCLR | 31:0 | | Cl | ears selected | oits of I2C1ST | AT, read yields | undefined val | ue | |
| BF80_5018 | I2C1STATSET | 31:0 | | S | ets selected b | its of I2C1STA | T, read yields | undefined valu | e | |
| BF80_501C | I2C1STATINV | 31:0 | | Inv | verts selected | bits of I2C1ST | AT, read yields | undefined val | ue | |
| BF80_5020 | I2C1ADD | 31:24 | _ | — | — | — | — | — | — | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | |
| | | 15:8 | _ | _ | _ | _ | _ | _ | ADD | <9:8> |
| | | 7:0 | | | | ADD | <7:0> | | | |
| BF80_5024 | I2C1ADDCLR | 31:0 | | CI | ears selected | bits of I2C1AD | D, read yields | undefined val | ue | |
| BF80_5028 | I2C1ADDSET | 31:0 | | Sets selected bits of I2C1ADD, read yields undefined value | | | | | | |
| BF80_502C | I2C1ADDINV | 31:0 | | Inverts selected bits of I2C1ADD, read yields undefined value | | | | | | |
| BF80_5030 | I2C1MSK | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | | _ | | _ | _ | | _ |
| | | 15:8 | _ | | _ | | _ | _ | MSK | <9:8> |
| | | 7:0 | | | | MSK | <7:0> | | | |
| BF80_5034 | I2C1MSKCLR | 31:0 | | CI | ears selected | bits of I2C1MS | SK, read yields | undefined val | ue | |
| BF80 5038 | I2C1MSKSET | 31:0 | | | | | K, read yields | | | |
| BF80_503C | I2C1MSKINV | 31:0 | | | | | SK, read yields | | | |
| | I2C1BRG | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| - | | 23:16 | _ | _ | _ | _ | | | _ | |
| | | 15:8 | | | | | | I2C1BR | G<11:8> | |
| | | 7:0 | | | | I2C1BR | G<7:0> | | | |
| BF80_5044 | I2C1BRGCLR | 31:0 | | CI | ears selected | | G, read yields | undefined value | ue | |
| BF80_5048 | I2C1BRGSET | 31:0 | | | | | G, read yields u | | | |
| BF80_504C | I2C1BRGINV | 31:0 | | | | | RG, read yields | | | |
| BF80_5050 | I2C1TRN | 31:24 | _ | _ | _ | _ | | _ | _ | _ |
| 2.00_0000 | .2011111 | 23:16 | | | | | | | | |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | | | | I2CT1 | IDATA | | | |
| BF80_5054 | I2C1TRNCLR | 31:0 | | CI | ears selected | | N, read yields | undefined value | ue | |
| BF80_5058 | I2C1TRNSET | 31:0 | | | | | N, read yields u | | | |
| BF80_505C | I2C1TRNINV | 31:0 | | | | | N, read yields | | | |
| BF80_5060 | I2C1RCV | 31:24 | | | | | | | _ | _ |
| 2.00_0000 | 12011100 | 23:16 | | _ | _ | | | _ | | _ |
| | | 15:8 | | | _ | | | | | |
| | | 7:0 | | | | | IDATA | | _ | _ |
| | | 1.0 | | | | IZUR I | | | | |

TABLE 18-2: I2C1 SFR SUMMARY

TABLE 18-3: I2C1 INTERRUPT REGISTER SUMMARY

| Virtual Address | Name | ! | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 31:24 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | SPI1RXIE | SPI1TXIE |
| BF88_1030 | IFS0 | 31:24 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | SPI1RXIF | SPI1TXIF |
| BF88_10F0 | IPC6 | 15:8 | | | | | I2C1IP<2:0> | | 12C115 | S<1:0> |

Note: This summary table contains partial register definitions that only pertain to the I2C1 peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

TABLE 18-4: I2C2 SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------------------|-------------|------------------------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_5200 | I2C2CON | 31:24 | _ | _ | _ | _ | — | _ | _ | _ |
| | | 23:16 | _ | - | | | _ | _ | _ | |
| | | 15:8 | ON | FRZ | SIDL | SCLREL | STRICT | A10M | DISSLW | SMEN |
| | | 7:0 | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| BF80_5204 | I2C2CONCLR | 31:0 | | Clears selected bits of I2C2CON, read yields undefined value | | | | | | |
| BF80_5208 | I2C2CONSET | 31:0 | | S | ets selected b | its of I2C2CON | N, read yields u | undefined valu | e | |
| BF80_520C | I2C2CONINV | 31:0 | | Inv | verts selected | bits of I2C2CC | N, read yields | undefined val | ue | |
| BF80_5210 | I2C2STAT | 31:24 | _ | _ | _ | _ | — | — | — | _ |
| | | 23:16 | — | | _ | _ | _ | _ | — | - |
| | 15:8 | ACKSTAT | TRSTAT | _ | _ | _ | BCL | GCSTAT | ADD10 | |
| | | 7:0 | IWCOL | I2COV | D/A | Р | S | R/W | RBF | TBF |
| BF80_5214 | I2C2STATCLR | 31:0 | | Cl | ears selected l | oits of I2C2ST/ | AT, read yields | undefined val | ue | |
| BF80_5218 | I2C2STATSET | 31:0 | | S | ets selected b | its of I2C2STA | T, read yields | undefined valu | е | |
| BF80_521C | I2C2STATINV | 31:0 | | Inv | verts selected | bits of I2C2ST | AT, read yields | undefined val | ue | |
| BF80_5220 | I2C2ADD | 31:24 | — | — | _ | _ | — | _ | — | _ |
| | | 23:16 | — | — | _ | _ | — | — | — | _ |
| | | 15:8 | — | — | _ | _ | — | — | ADD | <9:8> |
| | 7:0 | | | | ADD | <7:0> | | | | |
| BF80_5224 | I2C2ADDCLR | 31:0 | | CI | ears selected | bits of I2C2AD | D, read yields | undefined valu | he | |
| BF80_5228 | I2C2ADDSET | 31:0 | | Sets selected bits of I2C2ADD, read yields undefined value | | | | | | |
| BF80_522C | I2C2ADDINV | 31:0 | | Inverts selected bits of I2C2ADD, read yields undefined value | | | | | | |
| BF80_5230 | I2C2MSK | 31:24 | — | _ | — | — | — | — | — | — |
| | | 23:16 | | | _ | | — | | _ | _ |
| | | 15:8 | | - | _ | _ | _ | | MSK | <9:8> |
| | | 7:0 | MSK<7:0> | | | | | | | |
| BF80_5234 | I2C2MSKCLR | 31:0 | | CI | ears selected | bits of I2C2MS | SK, read yields | undefined value | ue | |
| BF80_5238 | I2C2MSKSET | 31:0 | | S | ets selected b | its of I2C2MS | <, read yields ι | undefined value | е | |
| BF80_523C | I2C2MSKINV | 31:0 | | Inv | verts selected | bits of I2C2MS | SK, read yields | undefined value | ue | |
| BF80_5240 | I2C2BRG | 31:24 | — | _ | | | | | _ | _ |
| | | 23:16 | | | _ | _ | | | _ | _ |
| | | 15:8 | _ | _ | | _ | | I2C2BR | G<11:8> | |
| | | 7:0 | | | | I2C2BR | G<7:0> | | | |
| BF80_5244 | I2C2BRGCLR | 31:0 | | CI | ears selected | bits of I2C2BR | G, read yields | undefined valu | Je | |
| BF80_5248 | I2C2BRGSET | 31:0 | | S | Sets selected b | its of I2C2BR0 | G, read yields ι | undefined value | е | |
| BF80_524C | I2C2BRGINV | 31:0 | | In | verts selected | bits of I2C2BR | G, read yields | undefined value | ue | |
| BF80_5250 | I2C2TRN | 31:24 | _ | — | — | — | — | — | _ | _ |
| | | 23:16 | _ | _ | | _ | — | — | _ | _ |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | | | | I2CT1 | DATA | | | |
| BF80_5254 | I2C2TRNCLR | 31:0 | | CI | ears selected | | | undefined valu | Je | |
| | I2C2TRNSET | 31:0 | | S | Sets selected b | its of I2C2TRN | ν, read yields ι | undefined value | е | |
| | I2C2TRNINV | 31:0 | | | | | | undefined valu | | |
| BF80_525C | | | | | _ | _ | _ | _ | _ | _ |
| BF80_525C BF80_5260 | I2C2RCV | 31:24 | _ | | | | | | | |
| _ | I2C2RCV | | | _ | | _ | _ | _ | _ | _ |
| _ | I2C2RCV | 31:24 23:16 15:8 | | | _ | _ | _ | — | _ | |

TABLE 18-5: I2C2 INTERRUPT REGISTER SUMMARY

| Virtual Address | Nam | e | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 15:8 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| BF88_1040 | IFS1 | 15:8 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF |
| BF88_1110 | IPC8 | 15:8 | - | | - | | I2C2IP<2:0> | | 12C218 | 6<1:0> |

Note: This summary table contains partial register definitions that only pertain to the I2C2 peripheral. Refer to the "*PIC32MX Family Reference Manual*" (DS61132) for a detailed description of these registers.

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|------------------|---|---|--|---|--|------------------|--------------|
| _ | — | — | — | — | _ | — | _ |
| bit 31 | · | | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | | — | — | — | — | — |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ON | FRZ | SIDL | SCLREL | STRICT | A10M | DISSLW | SMEN |
| bit 15 | FNZ | SIDL | JOLKEL | STRICT | ATOW | DISSEV | bit |
| | | | | | | | Dit |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| oit 7 | I | | | | | 1 | bit |
| | | | | | | | |
| egend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Program | nable bit | r = Reserved | bit |
| J = Unimpler | mented bit | -n = Bit Value | e at POR: ('0', '1 | l', x = Unknow | 'n) | | |
| | | | | | | | |
| it 31-16 | | /rite '0'; ignore | read | | | | |
| it 15 | ON: I ² C Enal | | | | | | |
| | 1 = Enables t 0 = Disables | the I ² C module I ² C module; all | and configures I ² C pins are co | the SDA and | SCL pins as se | erial port pins | |
| pit 14 | | | • | | | | |
| | | in Debug Mode | e Control bit | , | | | |
| | 1 = Freeze m | odule operatio | • | ıg mode | | | |
| | 1 = Freeze m 0 = Do not fre | nodule operatio eeze module op | e Control bit n when in Debu | ig mode n Debug mode | | in normal mode | ə. |
| | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in | odule operatio eeze module op is writable in D a Idle Mode bit | e Control bit n when in Debu peration when ir ebug Exception | ig mode n Debug mode n mode only, it i | is forced to '0' | in normal mode | 9. |
| | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in 1 = Discontin | nodule operatio eeze module op is writable in D n Idle Mode bit ue module ope | e Control bit n when in Debu peration when ir ebug Exception eration when de | ig mode n Debug mode n mode only, it i vice enters Idle | is forced to '0' | in normal mode | 9. |
| bit 13 | 1 = Freeze m 0 = Do not free Note: FRZ SIDL: Stop in 1 = Discontin 0 = Continue | odule operatio eeze module op is writable in D I dle Mode bit ue module operat | e Control bit n when in Debu peration when ir ebug Exception eration when de- ion in Idle mode | ig mode n Debug mode n mode only, it i vice enters Idle | is forced to '0' | in normal mode | 9. |
| bit 13 bit 12 | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in 1 = Discontin 0 = Continue SCLREL: SC | nodule operatio eeze module op is writable in D i Idle Mode bit ue module oper module operat CL Release Cor | e Control bit n when in Debu peration when ir ebug Exception eration when de- ion in Idle mode | ig mode n Debug mode n mode only, it i vice enters Idle | is forced to '0' | in normal mode | 9. |
| bit 13 | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in 1 = Discontin 0 = Continue SCLREL: SC In I ² C Slave n | adule operatio eeze module op is writable in D a Idle Mode bit ue module operat module operat CL Release Cor mode only | e Control bit n when in Debu peration when ir ebug Exception eration when de- ion in Idle mode | ig mode n Debug mode n mode only, it i vice enters Idle e | is forced to '0' | in normal mode | 9. |
| bit 13 | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in 1 = Discontin 0 = Continue SCLREL: SC In I^2C Slave n Module Rese If STREN = 0 | andule operatio eeze module op is writable in D i Idle Mode bit ue module operat module operat CL Release Cor mode only it and (ON = 0) | e Control bit n when in Debu peration when ir ebug Exception eration when de ion in Idle mode introl bit | ig mode n Debug mode n mode only, it i vice enters Idle e | is forced to '0' | in normal mode | Э. |
| bit 13 | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in 1 = Discontin 0 = Continue SCLREL: SC In I^2C Slave m Module Rese If STREN = 0 1 = Rele | anodule operatio eeze module op is writable in D i Idle Mode bit ue module operato module operato CL Release Cor mode only tt and (ON = 0) $\frac{D}{2}$ ase clock | e Control bit n when in Debu peration when ir ebug Exception eration when de- tion in Idle mode ntrol bit sets SCLREL = | ig mode n Debug mode n mode only, it i vice enters Idle e | is forced to '0' | in normal mode | Э. |
| it 13 | 1 = Freeze m $0 = Do not free$ Note: FRZ SIDL: Stop in $1 = Discontin$ $0 = Continue$ SCLREL: SC In I ² C Slave m Module Resee If STREN = 0 $1 = Rele$ $0 = Force$ | andule operatio beze module op is writable in D in Idle Mode bit ue module operat module operat CL Release Cor mode only at and (ON = 0) C ase clock e clock low (clo | e Control bit n when in Debu peration when ir ebug Exception eration when de- tion in Idle mode ntrol bit sets SCLREL = | ig mode n Debug mode n mode only, it i vice enters Idle e | is forced to '0' e mode | in normal mode | Э. |
| bit 13 | 1 = Freeze m $0 = Do not free$ Note: FRZ SIDL: Stop in $1 = Discontin 0 = Continue$ SCLREL: SC In I ² C Slave m Module Resee If STREN = 0 $1 = Rele$ $0 = Force$ Note: Autom | and the operation because module operation is writable in D in Idle Mode bit use module operate the module operate CL Release Corr mode only the and $(ON = 0)$ $\frac{1}{2}$ ase clock e clock low (clock matically cleare | e Control bit n when in Debu peration when ir ebug Exception eration when de- tion in Idle mode ntrol bit sets SCLREL = | ig mode n Debug mode n mode only, it i vice enters Idle e | is forced to '0' e mode | in normal mode | Э. |
| bit 13 | 1 = Freeze m $0 = Do not free$ Note: FRZ SIDL: Stop in $1 = Discontinue$ SCLREL: SC In I ² C Slave m Module Resee If STREN = 0 $1 = Relee$ $0 = Force$ Note: Autom If STREN = 1 $1 = Rele$ $0 = Hold$ | and the operation to be a constraint of the second | e Control bit n when in Debu peration when ir ebug Exception eration when de- tion in Idle mode ntrol bit sets SCLREL = | ig mode n Debug mode n mode only, it i vice enters Idle e = 1 | is forced to '0' mode | | |
| it 13 | 1 = Freeze m 0 = Do not fre Note: FRZ SIDL: Stop in 1 = Discontin 0 = Continue SCLREL: SC In I ² C Slave m Module Rese If STREN = 0 1 = Rele 0 = Force Note: Autom If STREN = 1 1 = Rele 0 = Hold next | and the operation and the operation and the module operation and the module operation and the module operation and the module operation and the operation a | e Control bit n when in Debu peration when in ebug Exception aration when de- ion in Idle mode ntrol bit sets SCLREL = ock stretch) ed to '0' at begin ock stretch). Use | ig mode in Debug mode in mode only, it is vice enters Idle e = 1 nning of slave t er may program | is forced to '0' e mode transmission. n this bit to '0' | to force a clock | stretch at t |
| bit 13 | 1 = Freeze m $0 = Do not free$ Note: FRZ SIDL: Stop in $1 = Discontin 0 = Continue$ SCLREL: SC In I ² C Slave m Module Resea If STREN = 0 $1 = Relea$ $0 = Force$ Note: Autom If STREN = 1 $1 = Relea$ $0 = Hold$ next Note: Autom at en | nodule operatio eeze module op is writable in D i dle Mode bit ue module operato CL Release Cor mode only it and (ON = 0) $\frac{1}{2}$ ase clock e clock low (clock matically cleared is SCL low. matically cleared d of slave rece | e Control bit n when in Debu peration when in ebug Exception aration when de- ion in Idle mode ntrol bit sets SCLREL = ock stretch) ed to '0' at begin ock stretch). Use | ig mode n Debug mode n mode only, it i vice enters Idle = 1 nning of slave t er may program | is forced to '0' e mode transmission. n this bit to '0' | to force a clock | stretch at t |

| REGISTER | 18-1: I2CxCON: I ² C™ CONTROL REGISTER (CONTINUED) |
|----------|--|
| bit 10 | A10M: 10-bit Slave Address Flag bit |
| | 1 = I2CxADD is a 10-bit slave address 0 = I2CADD is a 7-bit slave address |
| bit 9 | DISSLW: Slew Rate Control Disable bit |
| bit 5 | 1 = Slew rate control disabled for Standard Speed mode (100 kHz); also disabled for 1 MHz mode 0 = Slew rate control enabled for High-Speed mode (400 kHz) |
| bit 8 | SMEN: SMBus Input Levels Disable bit |
| | 1 = Enable input logic so that thresholds are compliant with SMBus specification 0 = Disable SMBus specific inputs |
| bit 7 | GCEN: General Call Enable bit In I ² C Slave mode only |
| | 1 = Enable interrupt when a general call address is received in I2CSR. Module is enabled for reception 0 = General call address disabled |
| bit 6 | STREN: SCL Clock Stretch Enable bit In I ² C Slave mode only; used in conjunction with SCLREL bit. |
| | 1 = Enable clock stretching0 = Disable clock stretching |
| bit 5 | ACKDT: Acknowledge Data bit In I ² C Master mode only; applicable during master receive. Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. |
| | $1 = \frac{A \text{ NACK is sent}}{A \text{ CK is sent}}$ |
| bit 4 | ACKEN: Acknowledge Sequence Enable bit In I ² C Master mode only; applicable during master receive |
| | 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit; cleared by module |
| 1.11.0 | 0 = Acknowledge sequence idle |
| bit 3 | RCEN: Receive Enable bit In I ² C Master mode only. |
| | 1 = Enables Receive mode for I^2C , automatically cleared by module at end of 8-bit receive data byte 0 = Receive sequence not in progress |
| bit 2 | PEN: Stop Condition Enable bit In I ² C Master mode only. |
| | 1 = Initiate Stop condition on SDA and SCL pins; cleared by module 0 = Stop condition idle |
| bit 1 | RSEN: Restart Condition Enable bit In I ² C Master mode only. |
| | 1 = Initiate Restart condition on SDA and SCL pins; cleared by module 0 = Restart condition idle |
| bit 0 | SEN: Start Condition Enable bit In I ² C Master mode only. |
| | 1 = Initiate Start condition on SDA and SCL pins; cleared by module 0 = Start condition idle |
| | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
|----------------|--|---|--|---------------------------------------|-----------------------------|-----------------|------------|--|--|
| — | — | | | — | _ | — | — | | |
| bit 31 | | | | | | | bit 2 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| bit 23 | | | | | | | bit 1 | | |
| | | | | | | | | | |
| R-0 | R-0 | r-x | r-x | r-x | R/W-0 | R-0 | R-0 | | |
| ACKSTAT | TRSTAT | _ | — | | BCL | GCSTAT | ADD10 | | |
| bit 15 | | | | | | | bit | | |
| D 444 0 | D 444 0 | | DMU O | DAMA | | | | | |
| R/W-0 IWCOL | R/W-0 | R-0 | R/W-0 | R/W-0 | R-0 R/W | R-0 RBF | R-0 TBF | | |
| bit 7 | 12000 | D/A | F | 3 | R/ VV | KDF | bit | | |
| | | | | | | | bit | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | e bit | P = Programmable bit r = Reserved bit | | | | | |
| U = Unimplem | nented bit | -n = Bit Valu | e at POR: ('0', ' | 1', x = Unknow | vn) | | | | |
| oit 14 | 1 = Acknowle 0 = Acknowle TRSTAT: Tra In I ² C Maste 1 = Master tr | edge was not r edge was rece ansmit Status b r mode only; a | ived it oplicable to Mas ogress (8 bits + | ster Transmit m | | ceive. | | | |
| bit 13-11 | | Vrite '0'; ignore | | | | | | | |
| bit 10 | Cleared whe 1 = A bus co | llision has bee | ule is disabled (n detected durir | | eration | | | | |
| bit 9 | 0 = No collision has been detected GCSTAT: General Call Status bit Cleared after Stop detection. 1 = General call address was received 0 = General call address was not received | | | | | | | | |
| bit 8 | ADD10: 10-b Cleared after 1 = 10-bit ad | bit Address Sta r Stop detection dress was mat dress was not | tus bit n. ched | | | | | | |
| bit 7 | IWCOL: Writ | e Collision De | ect bit I2CxTRN regist | er collided bec | ause the I ² C r | nodule is busy. | | | |

REGISTER 18-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

| bit 6 | I2COV: I ² C Receive Overflow Status bit |
|-------|---|
| | 1 = A byte is received while the I2CxRCV register is still holding the previous byte. I2COV is a "don't care" in Transmit mode. Must be cleared in software. |
| | 0 = No overflow |
| bit 5 | D/A: Data/Address bit |
| | Valid only for Slave mode operation. |
| | I = Indicates that the last byte received or transmitted was data |
| | 0 = Indicates that the last byte received or transmitted was address |
| bit 4 | P: Stop bit |
| | Updated when Start, Reset or Stop detected; cleared when the I^2C module is disabled (ON = 0). |
| | 1 = Indicates that a Stop bit has been detected last |
| | 0 = Stop bit was not detected last |
| bit 3 | S: Start bit |
| | Updated when Start, Reset or Stop detected; cleared when the I^2C module is disabled (ON = 0). |
| | 1 = Indicates that a start (or restart) bit has been detected last |
| | 0 = Start bit was not detected last |
| bit 2 | R/W: Read/Write Information bit |
| | Valid only for Slave mode operation. |
| | 1 = Read – indicates data transfer is output from slave |
| | 0 = Write – indicates data transfer is input to slave |
| bit 1 | RBF: Receive Buffer Full Status bit |
| | 1 = Receive complete; I2CxRCV is full |
| | 0 = Receive not complete; I2CxRCV is empty |
| bit 0 | TBF: Transmit Buffer Full Status bit |
| | 1 = Transmit in progress; I2CxTRN is full (8-bits of data) |
| | 0 = Transmit complete; I2CxTRN is empty |
| | |

| REGISTER 18 | 3-3: I2CxA | DD: I ² C SLAV | /E ADDRES | S REGISTER | ł | | |
|-----------------------|------------|---------------------------------------|-----------------|-------------|-----------|--------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | — | _ | _ | — | — | _ |
| bit 31 | | · | | | | · | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | — | — | — | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 |
| | _ | — | _ | _ | — | ADD | <9:8> |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | ADD< | <7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplemented bit | | -n = Bit Value | at POR: ('0', ' | | | | |
| | ented bit | -n = Bit Value Vrite '0'; ignore r | | | | | |

bit 31-10 **Reserved:** Write '0'; ignore read bit 9-0 **ADD<9:0>:** I²C Slave Device Address bits Either Master or Slave mode.

© 2008 Microchip Technology Inc.

REGISTER 18-4: I2CxMSK: I²C ADDRESS MASK REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
|--------------|-----------|--|-------|-------------|-----------|--------------|--------|--|--|
| — | — | — | — | — | — | — | _ | | |
| bit 31 | | | | | | | bit 24 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| — | — | — | | — | — | — | _ | | |
| bit 23 | | | | | | | bit 16 | | |
| | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | | |
| — | _ | — | | | — | MSK | <9:8> | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | MSK< | <7:0> | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit | | |
| U = Unimplem | ented bit | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | | |

bit 31-10 **Reserved:** Write '0'; ignore read

bit 9-0 MSK<9:0>: I²C Address Mask bits

1 = Forces a "don't care" in the particular bit position on the incoming address match sequence 0 = Address bit position must match the incoming I^2C address match sequence

Note: MSK<9:8> and MSK<0> are only used in I^2C 10-bit mode.

| REGISTER 18 | 8-5: I2CxB | RG: I ² C BAU | D RATE GE | NERATOR RI | EGISTER | | | |
|-----------------------|------------|--|-----------|-------------|-----------|--------------|--------|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| _ | _ | — | — | — | _ | — | _ | |
| bit 31 | | | | | | | bit 24 | |
| | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| | — | — | — | | _ | — | — | |
| bit 23 | | | | | | | bit 16 | |
| | | | | | | | | |
| r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| — | — | — | — | | I2CxBI | RG<11:8> | | |
| bit 15 | | | | | | | bit 8 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | | I2CxBR | :G<7:0> | | | | |
| bit 7 | | | | | | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit | |
| U = Unimplemented bit | | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | |

bit 31-12 **Reserved:** Write '0'; ignore read

bit 11-0 **I2CxBRG<11:0>:** I²C Baud Rate Generator Value bits A divider function of the Peripheral Clock.

REGISTER 18-6: I2CxTRN: I²C TRANSMIT DATA REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|-----------|----------------|------------------|---------------|-----------|--------------|--------|
| — | — | — | | — | _ | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | | _ | | | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | | — | | — | | — | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | I2CTXDA | FA<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable I | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknow | vn) | | |
| - | | | | | | | |

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7-0 **I2CTXDATA<7:0>:** I²C Transmit Data Buffer bits

| REGISTER 1 | 8-7: I2CXF | RCV: I ² C RECE | EIVE DATA I | REGISTER | | | | | | | |
|--------------|------------|----------------------------|-----------------|----------------|--|--------------|--------|--|--|--|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
| _ | — | — | — | — | _ | _ | — | | | | |
| bit 31 | | | | - | | | bit 24 | | | | |
| | | | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
| — | | | | — | — | _ | | | | | |
| bit 23 | | | | | | | bit 16 | | | | |
| | | | | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | |
| — | — | — | | — | — | — | | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | | | I2CRXDA | ATA<7:0> | | | | | | | |
| bit 7 | | | | | | | bit C | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | bit | W = Writable I | oit | P = Program | mable bit | r = Reserved | bit | | | | |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | |

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7-0 **I2CRXDATA<7:0>:** I²C Receive Data Buffer bits

NOTES:

19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in PIC32MX3XX/4XX family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols such as RS-232, RS-485, LIN 1.2 and IrDA[®]. The module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes the IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, odd or no parity options (for 8-bit data)
- One or two Stop bits
- Hardware auto-baud feature
- Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 20 Mbps at 80 MHz
- 4-level-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-level-deep FIFO Receive Data Buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt only on address detect (9th bit = 1)
- · Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- LIN 1.2 protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 19-1 shows a simplified block diagram of the UART.

FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM



19.1 UART Registers

TABLE 19-1: UART1 SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_6000 | U1MODE | 31:24 | | _ | _ | — | — | — | — | — |
| | | 23:16 | _ | _ | _ | — | — | — | — | — |
| | | 15:8 | ON FRZ SIDL IREN RTSMD — | | | | | | UEN | <1:0> |
| | | 7:0 | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSE | L<2:0> | STSEL |
| BF80_6004 | U1MODECLR | 31:0 | | Write | clears selecte | ed bits in U1M | ODE, read yie | lds undefined | value | |
| BF80_6008 | U1MODESET | 31:0 | | Writ | e sets selecte | d bits in U1MC | DE, read yield | ds undefined v | alue | |
| BF80_600C | U1MODEINV | 31:0 | | Write | inverts selected | ed bits in U1M | ODE, read yie | lds undefined | value | |
| BF80_6010 | U1STA | 31:24 | _ | — | — | — | — | — | - | ADM_EN |
| | | 23:16 | | ADDR<7:0> | | | | | | |
| | | 15:8 | UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF | | | | | | TRMT | |
| | | 7:0 | URXISE | L<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | RXDA |
| BF80_6014 | U1STACLR | 31:0 | | Writ | e clears selec | ted bits in U1S | STA, read yield | ls undefined va | alue | |
| BF80_6018 | U1STASET | 31:0 | | Wr | ite sets selecte | ed bits in U1S | TA, read yields | undefined va | lue | |
| BF80_601C | U1STAINV | 31:0 | | Writ | e inverts selec | ted bits in U1 | STA, read yield | ds undefined v | alue | |
| BF80_6020 | U1TXREG | 31:24 | 1 | | | — | _ | — | _ | — |
| | | 23:16 | | - | | — | — | — | - | — |
| | | 15:8 | - | | | _ | _ | _ | _ | TX8 |
| | | 7:0 | | | | Transmit | Register | | | |
| BF80_6030 | U1RXREG | 31:24 | 1 | 1 | 1 | - | - | - | _ | — |
| | | 23:16 | 1 | | | — | _ | — | _ | — |
| | | 15:8 | | | | | - | | - | RX8 |
| | | 7:0 | | | | Receive | Register | | | |
| BF80_6040 | U1BRG | 31:24 | | | | | - | | - | — |
| | | 23:16 | | | _ | — | — | — | — | — |
| | | 15:8 | | BRG<15:8> | | | | | | |
| | | 7:0 | | | | BRG | <7:0> | | | |
| BF80_6044 | U1BRGCLR | 31:0 | | Writ | e clears selec | ted bits in U1E | RG, read yield | ls undefined v | alue | |
| BF80_6048 | U1BRGSET | 31:0 | | Wr | ite sets selecte | ed bits in U1B | RG, read yields | s undefined va | lue | |
| BF80_604C | U1BRGINV | 31:0 | | Write | e inverts selec | ted bits in U1E | BRG, read yield | ds undefined v | alue | |

TABLE 19-2: UART1 INTERRUPT REGISTER SUMMARY

| Virtual Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1060 | IEC0 | 31:24 | — | — | — | U1TXIE | U1RXIE | U1EIE | — | — |
| BF88_1030 | IFS0 | 31:24 | _ | — | _ | U1TXIF | U1RXIF | U1EIF | _ | — |
| BF88_10F0 | IPC6 | 7:0 | _ | — | _ | | U1IP[2:0] | | U1IS | 5[1:0] |

Note 1: This summary table contains partial register definitions that only pertain to the UART peripheral. Refer to the PIC32MX Family Reference Manual for a detailed description of these registers.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_6200 | U2MODE | 31:24 | _ | _ | _ | _ | — | _ | _ | _ |
| | | 23:16 | _ | _ | | _ | _ | — | - | — |
| | | 15:8 | ON | ON FRZ SIDL IREN RTSMD – UE | | | | | | <1:0> |
| | | 7:0 | WAKE | WAKE LPBACK ABAUD RXINV BRGH PDSEL<2:0> | | | | | | STSEL |
| BF80_6204 | U2MODECLR | 31:0 | | Write | clears selecte | ed bits in U2M | ODE, read yie | lds undefined | value | |
| BF80_6208 | U2MODESET | 31:0 | | Writ | e sets selecte | d bits in U2MC | DE, read yield | ds undefined v | alue | |
| BF80_620C | U2MODEINV | 31:0 | | Write | inverts selected | ed bits in U2M | ODE, read yie | lds undefined | value | |
| BF80_6210 | U2STA | 31:24 | _ | _ | — | _ | _ | — | — | ADM_EN |
| | | 23:16 | | • | | ADDR | R<7:0> | | | |
| | | 15:8 | UTXISE | L<1:0> | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT |
| | | 7:0 | URXISE | L<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | RXDA |
| BF80_6214 | U2STACLR | 31:0 | | Writ | e clears selec | ted bits in U2S | STA, read yield | Is undefined va | alue | • |
| BF80_6218 | U2STASET | 31:0 | | Wr | ite sets selecte | ed bits in U2S | TA, read yields | s undefined va | lue | |
| BF80_621C | U2STAINV | 31:0 | | Writ | e inverts selec | ted bits in U28 | STA, read yield | ds undefined v | alue | |
| BF80_6220 | U2TXREG | 31:24 | _ | _ | — | _ | _ | — | — | — |
| | | 23:16 | - | — | - | _ | — | _ | - | — |
| | | 15:8 | _ | _ | | _ | _ | — | - | TX8 |
| | | 7:0 | | • | | Transmit | Register | | | • |
| BF80_6230 | U2RXREG | 31:24 | _ | _ | — | _ | _ | — | — | — |
| | | 23:16 | _ | — | _ | | — | — | _ | — |
| | | 15:8 | _ | — | _ | — | — | — | _ | RX8 |
| | | 7:0 | | | | Receive | Register | | | |
| BF80_6240 | U2BRG | 31:24 | _ | — | _ | — | — | — | — | — |
| | | 23:16 | — | — | _ | _ | — | — | — | — |
| | | 15:8 | | BRG<15:8> | | | | | | |
| | | 7:0 | | | | BRG | <7:0> | | | |
| BF80_6244 | U2BRGCLR | 31:0 | | Writ | e clears selec | ted bits in U2B | RG, read yield | ls undefined v | alue | |
| BF80_6248 | U2BRGSET | 31:0 | | Wr | ite sets selecte | ed bits in U2BF | RG, read yields | s undefined va | lue | |
| BF80_624C | U2BRGINV | 31:0 | | Write | e inverts selec | ted bits in U2E | BRG, read yiel | ds undefined v | alue | |

TABLE 19-4: UART2 INTERRUPT REGISTER SUMMARY

| Virtual Address | Name | 9 | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 15:8 | — | — | — | — | — | U2TXIE | U2RXIE | U2EIE |
| BF88_1040 | IFS1 | 15:8 | _ | _ | — | — | — | U2TXIF | U2RXIF | U2EIF |
| BF88_1110 | IPC8 | 7:0 | — | _ | — | | U2IP<2:0> | | U2IS- | <1:0> |

| REGISTER | <u>19-1: UxMOI</u> | DE: UARTx | MODE REGIS | STER | | | |
|--------------|-----------------------------------|--|---------------------------------|--|----------------------------|-----------------|----------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | | — | — | — |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | _ | _ | — | _ | _ | _ |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ON | FRZ | SIDL | IREN | RTSMD | _ | UEN | <1:0> |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| WAKE | LPBACK | ABAUD | RXINV | BRGH | | L<1:0> | STSEL |
| bit 7 | | | | _ | | | bit (|
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programr | mable bit | r = Reserved | bit |
| U = Unimplei | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | | | |
| | | | (-) | , | / | | |
| bit 31-16 | Reserved: W | rite '0'; ignore | read | | | | |
| bit 15 | ON: UARTx E | Enable bit | | | | | |
| | | | RTx pins are co | ontrolled by UA | RTx as define | d by UEN<1:0 | > and UTXEN |
| | | s disabled, all | UARTx pins ar | e controlled by | correspondin | g PORT TRIS | and LAT bits |
| bit 14 | - | - | ption Mode bit | | | | |
| | | | | ug Exception me bug Exception | | | |
| | Note: FRZ is | writable in De | bug Exception | mode only, it is | s forced to '0' i | n normal mode |) . |
| bit 13 | SIDL: Stop in | | c . | • | | | |
| | 1 = Discontinu | | | ers in Idle mod | e | | |
| bit 12 | | - | coder Enable l | bit | | | |
| | 1 = IrDA is en 0 = IrDA is dis | abled | | | | | |
| bit 11 | | | r UxRTS Pin bi | + | | | |
| | 1 = UxRTS pi | | mode | L | | | |
| bit 10 | Unimplemen | | | | | | |
| bit 9-8 | UEN<1:0>: ∪ | | | | | | |
| | 10 = UxTX, U 01 = UxTX, U | IxRX, UxCTS, IxRX and UxR Id UxRX pins a | and UxRTS pir TS pins are en | enabled and use hs are enabled abled and used d used; UxCTS | and used ; UxCTS pin is | s controlled by | port latches |
| bit 7 | • | le Wake-up on enabled | Start bit Detec | t During Sleep | mode bit | | |

REGISTER 19-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 6 | LPBACK: UARTx Loopback Mode Select bit 1 = Enable Loopback mode 0 = Loopback mode is disabled |
|---------|--|
| bit 5 | ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of SYNCH character (0x55); cleared by hardware upon completion 0 = Baud rate measurement disabled or completed |
| bit 4 | RXINV: Receive Polarity Inversion bit 1 = UxRX idle state is '0' 0 = UxRX idle state is '1' |
| bit 3 | BRGH: High Baud Rate Enable bit 1 = High speed mode – 4x baud clock enabled 0 = Standard speed mode – 16x baud clock enabled |
| bit 2-1 | <pre>PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity</pre> |
| bit 0 | STSEL: Stop Selection bit 1 = 2 Stop bits 0 = 1 Stop bit |

REGISTER 19-2: UxSTA: UARTx STATUS REGISTER

| REGISTER r-x | r-x | r-x | ATUS REGIS r-x | r-x | r-x | r-x | R/W-0 | |
|--------------------------------|---|------------------|---------------------------------|------------------|----------------|------------------|----------------|--|
| | _ | _ | | _ | _ | _ | ADM_EN | |
| bit 31 | | | | | | | bit 24 | |
| - | 5 4 1 4 5 | B b b c | D M M A | B 444 a | 5444.6 | - | 5 444 6 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | | ADDR | <7:0> | | | 1.1.4 | |
| bit 23 | | | | | | | bit 10 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-1 | |
| UTXI | SEL<1:0> | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | |
| bit 15 | | | | | | | bit 8 | |
| R/W-0 | R/W-0 | R/W-0 | R-1 | R-0 | R-0 | R/C-0 | R-0 | |
| | SEL<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | RXDA | |
| bit 7 | OLL VI.02 | ABBEN | RIDEL | I LINK | I LINK | OLINI | bit (| |
| | | | | | | | | |
| L egend: R = Readabl | e hit | W = Writable | bit | P = Program | mable bit | r = Reserved | l hit | |
| U = Unimple | | | at POR: ('0', '' | • | | | | |
| | | | | , | / | | | |
| bit 31-25 | Reserved: W | rite '0'; ignore | read | | | | | |
| bit 24 | ADM_EN: Automatic Address Detect Mode Enable bit | | | | | | | |
| | 1 = Automatic Address Detect mode is enabled | | | | | | | |
| | 0 = Automatic Address Detect mode is disabled | | | | | | | |
| bit 23-16 | ADDR<7:0>: Automatic Address Mask bits When ADM_EN bit is '1', this value defines the bits that are don't care when comparing incoming | | | | | | | |
| bit 15-14 | address reception UTXISEL<1:0>: Tx Interrupt Mode Selection bits | | | | | | | |
| | 11 = Reserved, do not use | | | | | | | |
| | 10 = Interrupt is generated when the Transmit buffer becomes empty | | | | | | | |
| | 01 = Interrupt is generated when all characters are transmitted 00 = Interrupt is generated when the Transmit buffer contains at least one empty space | | | | | | | |
| bit 13 | UTXINV: Transmit Polarity Inversion bit | | | | | | | |
| bit 13 | If IrDA mode is disabled (i.e., IREN (UxMOD<12>) is '0') | | | | | | | |
| | 1 = UxTX idle state is '0' | | | | | | | |
| | 0 = UxTX idle state is '1' | | | | | | | |
| | If IrDA mode is enabled (i.e., IREN (UxMOD<12>) is '1') 1 = IrDA encoded UxTX Idle state is '1' | | | | | | | |
| | 1 = IIDA encoded UxTX Idle state is 10 = IrDA encoded UxTX Idle state is '0' | | | | | | | |
| bit 12 | URXEN: Receiver Enable bit | | | | | | | |
| | | eceiver is disab | ed, UxRX pin o led, the UxRX | | | | pin controlle | |
| bit 11 | - | ansmit Break b | it | | | | | |
| | | | ransmission – | Start bit follow | ed by twelve ' | 0' bits, followe | ed by Stop bi | |
| | | y hardware up | | | | | | |
| | 0 = BREAK tr | ansmission is o | disabled or con | npieted | | | | |
| | | | | | | | | |
| REGISTER 1 | 9-2: UxSTA: UARTx STATUS REGISTER (CONTINUED) |
|-------------------|--|
| bit 10 | UTXEN: Transmit Enable bit 1 = UARTx transmitter enabled, UxTX pin controlled by UARTx (if ON = 1) 0 = UARTx transmitter disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by PORT. |
| bit 9 | UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written |
| bit 8 | TRMT: Transmit Shift Register is Empty bit (read-only) 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer |
| bit 7-6 | URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Interrupt flag bit is set when Receive Buffer is full (i.e., has 4 data characters) 10 = Interrupt flag bit is set when Receive Buffer is 3/4 full (i.e., has 3 data characters) 0x = Interrupt flag bit is set when a character is received |
| bit 5 | ADDEN: Address Character Detect (bit 8 of received data = 1) 1 = Address Detect mode enabled. If 9-bit mode is not selected, this control bit has no effect. 0 = Address Detect mode disabled |
| bit 4 | RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received |
| bit 3 | PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected |
| bit 2 | FERR: Framing Error Status bit (read-only) 1 = Framing Error has been detected for the current character 0 = Framing Error has not been detected |
| bit 1 | OERR: Receive Buffer Overrun Error Status bit (clear/read-only) 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit will reset the receiver buffer and Receive Shift Register (RSR) to an empty state) |
| bit 0 | RXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty |

REGISTER 19-3: UXRXREG: UART RECEIVE REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|-----------|------------------|------------------|----------------|-----------|--------------|--------|
| — | _ | — | — | — | _ | — | _ |
| bit 31 | | | | | | · | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | _ | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | R-0 |
| — | _ | — | — | | _ | — | RX8 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | RX<7 | ' :0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | ented bit | -n = Bit Value a | at POR: ('0', '1 | l'. x = Unknov | vn) | | |

bit 31-9 **Reserved:** Write '0'; ignore read

bit 8 **RX8:** Data bit 8 of the Received Character (in 9-bit mode)

bit 7-0 **RX<7:0>:** Data bits 7-0 of the Received Character

| REGISTER 19 | 9-4: UxTX | REG: UARTx T | RANSMIT | REGISTER | | | |
|----------------|-------------|---------------------|-----------------|----------------|-----------|--------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | _ | — | _ | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | _ | | — | | | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | W-0 |
| | _ | — | | — | | _ | TX8 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 |
| | | | TX< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Γ | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | oit | W = Writable b | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| | | | | | | | |
| bit 31-9 | Reserved: V | Vrite '0'; ignore r | ead | | | | |

bit 8**TX8:** Data bit 8 of the Character to be Transmitted (in 9-bit mode)bit 7-0**TX<7:0>:** Data bits 7-0 of the Character to be Transmitted

© 2008 Microchip Technology Inc.

19.2 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The BRGx register controls the period of a free-running 16-bit timer. Equation 19-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 19-1: UART BAUD RATE WITH BRGH = $0^{(1)}$

$$Baud Rate = \frac{F_{PB}}{16 \cdot (UxBRG + 1)}$$
$$UxBRG = \frac{F_{PB}}{16 \cdot Baud Rate} - 1$$

Note 1: FPB denotes the peripheral bus clock frequency.

Example 19-1 shows the calculation of the baud rate error for the following conditions:

- FPB = 4 MHz
- Desired Baud Rate = 9600

The maximum possible baud rate with BRGH = 0 is FPB/16.

The minimum possible baud rate is FPB/(16 * 65536).

Equation 19-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 19-2: UART BAUD RATE WITH BRGH = $1^{(1)}$

$$Baud Rate = \frac{FPB}{4 \cdot (UxBRG + 1)}$$

$$UxBRG = \frac{FPB}{4 \bullet Baud Rate} - 1$$

Note 1: FPB denotes the instruction cycle clock frequency.

The maximum possible baud rate with BRGH = 1 is FPB/4 for UxBRG = 0, and the minimum possible baud rate is FPB/(4 * 65536).

Writing a new value to the UxBRG register causes the baud rate counter to be cleared. This ensures that the BRG does not wait for a timer overflow before it generates the new baud rate.

EXAMPLE 19-1: BAUD RATE ERROR CALCULATION (BRGH = 0)

```
Desired Baud Rate
                     =
                         Fpb/(16 (UxBRG + 1))
Solving for UxBRG value:
   UxBRG
                         ( (Fpb/Desired Baud Rate)/16) - 1
                     =
   UxBRG
                     = ((4000000/9600)/16) - 1
   UxBRG
                     = [25.042] = 25
Calculated Baud Rate = 4000000/(16 (25 + 1))
                     =
                        9615
                         (Calculated Baud Rate - Desired Baud Rate)
Error
                     =
          Desired Baud Rate
                     =
                        (9615 - 9600)/9600
                     = 0.16%
```

19.3 Transmitting in 8-bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISEL<1:0>.

EXAMPLE 19-2: EXAMPLE 8-BIT DATA MODE

```
/* The following code example demonstrates configuring
    UART1 for 8-bit Data Transmit mode.
*/
UlBRG = #BaudRate; // Set Uart baud rate.
UlMODESET= 0x8000; // Enable Uart for 8-bit Data, no Parity, and 1 Stop bit
UlSTASET= 0x1400; // Enable Transmitter and Receiver
```

19.4 Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in Section 19.3).
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- A transmit interrupt will be generated as per the setting of control bit, UTXISEL<1:0>.

EXAMPLE 19-3: EXAMPLE 9-BIT DATA MODE

```
/* The following code example demonstrates configuring
    UART1 for 9-bit Data Transmit mode.
*/
UlBRG = #BaudRate; // Set Uart baud rate.
UIMODESET= 0x8006; // Enable Uart for 8-bit Data, no Parity, and 1 Stop bit
UISTASET= 0x1211420; // Enable Address Detect, Set Address = 0x21, Enable Transmitter and
Receiver
```

19.5 Auto-Baud Support

The UART will begin an automatic baud rate measurement sequence whenever a Start bit is received when the Auto-Baud Rate Detect is enabled (ABAUD = 1). This feature is active only while the auto-wake-up is disabled (WAKE = 0). In addition, LPBACK must equal '0' for the auto-baud operation. Following the Start bit, the auto-baud expects to receive an ASCII 'U' (0x55) in order to calculate the proper bit rate. On the 5th UxRX pin rising edge, an accumulated BRG counter value totaling the proper BRG period is transferred to the UxBRG register. The ABAUD bit is automatically cleared.

19.6 Break and Sync Transmit Sequence

The following sequence is performed to send a message frame header that is composed of a Break character, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master:

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '0x55' to UxTXREG to load the Sync character into the transmit FIFO.

After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

19.7 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in Section 19.3).
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISEL<1:0>.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

19.8 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

19.9 Infrared Support

The UART module provides two types of infrared UART support:

- IrDA clock output to support external IrDA encoder and decoder device (legacy module support)
- Full implementation of the IrDA encoder and decoder

19.10 External IrDA Support – IrDA Clock Output

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock (if the UART module is enabled). It can be used to support the IrDA codec chip.

19.11 Built-In IrDA Encoder and Decoder

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

19.12 UART Interrupts

The UART device has the ability to generate interrupts, reflecting the events that occur during data communication. The following types of interrupts can be generated:

- Receiver-data-available interrupts, signalled by U1RXIF (IFS0<27>), U2RXIF (IFS1<9>). This event occurs when there is new data assembled in the UxRXBUF receive buffer.
- Transmitter-buffer-empty interrupts, signalled by U1TXIF (IFS0<28>), U2TXIF (IFS1<10>). This event occurs when there is space available in the UxTXBUF transmit buffer and new data can be written.
- Receiver-buffer-overflow interrupt, signalled by U1EIF (IFS0<26>), U2EIF (IFS1<8>). This event occurs when there is an overflow condition for the UxRXBUF receive buffer, i.e., new receive data assembled but the previous one not read.

A UART device is enabled as a source of interrupts via the respective UART interrupt enable bits:

- U1RXIE (IEC0<27>) and U2RXIE (IEC1<9>)
- U1TXIE (IEC0<28>) and U2TXIE (IEC1<10>)
- U1EIE (IEC0<26>) and U2EIE (IEC1<8>)

The interrupt priority level bits and interrupt subpriority level bits must be also be configured:

- U1IP (IPC6<4:2>), U1IS (IPC6<1:0>)
- U2IP (IPC8<4:2>), U2IS (IPC8<1:0>).

In addition to enabling the UART interrupts, an Interrupt Service Routine (ISR) is required. Below is a partial code example of an ISR.

Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.

EXAMPLE 19-4: UART INITIALIZATION WITH INTERRUPTS ENABLE

```
/*
   The following code example illustrates a UART1 interrupt configuration.
   When the UART1 interrupt is generated, the cpu will jump to the vector assigned to UART1
   interrupt.
* /
   IECOCLR=0x1c000000;
                                     // disable all UART1 interrupts
   IFSOCLR=0x1c000000;
                                    // clear any existing event
   IPC6CLR=0x0000001f;
                                    // clear the priority
   TPC6SET=0x000d;
                                     // Set IPL=3, subpriority 1
   IECOSET=0x1c000000;
                                     // Enable Rx, Tx and Error interrupts
   U1BRG = #BaudRate;
                                     // Set Uart baud rate.
                                     // Enable Uart for 8-bit Data, no Parity, and 1 Stop bit
   U1MODESET= 0x8000;
   U1STASET= 0x1400;
                                     // Enable Transmitter and Receiver
```



19.13 I/O Pin Control

The UART module shares pins with port input/output control and, in some cases, with other modules. To configure a pin for use by the UART, any modules sharing the pin must be disabled. After configuring the UART, the corresponding I/O pins must be configured using the TRIS bit to be an input or output as is required by the UART.

| Pin Name | Module Control ⁽²⁾ | Controlling Bit Field | Required TRIS bit Setting | Pin Type ⁽¹⁾ | Description |
|----------|----------------------------------|--|---------------------------------|----------------------------|--|
| U1TX | ON | UTXEN ⁽³⁾ , UEN ⁽²⁾ | Output | D, O | UART1 Transmit pin |
| U2RX | ON | URXEN ⁽³⁾ , UEN ⁽²⁾ | Input | D, I | UART1 Receive pin |
| U1CTS | ON | UEN ⁽²⁾ | Input | D, I | UART1 Clear to Send (CTS) Duplex mode |
| U1RTS | ON | RTSMD ⁽²⁾ , UEN ⁽²⁾ | Output | D, O | UART1 Ready to Send (RTS) Duplex mode |
| BCLK1 | ON | IREN ⁽²⁾ | Output | D, O | UART1 IRDA baud clock output |
| U2TX | ON | UTXEN ⁽³⁾ , UEN ⁽²⁾ | Output | D, O | UART2 Transmit pin |
| U2RX | ON | URXEN ⁽³⁾ , UEN ⁽²⁾ | Input | D, I | UART2 Receive pin |
| U2CTS | ON | UEN ⁽²⁾ | Input | D, I | UART2 Clear to Send (CTS) Duplex mode |
| U2RTS | ON | RTSMD ⁽²⁾ , UEN ⁽²⁾ | Output | D, O | UART2 Ready to Send (RTS) Duplex mode |
| BCLK2 | ON | IREN ⁽²⁾ | Output | D, O | UART2 IRDA baud clock output |

| | TABLE 19-5: | PINS ASSOCIATED WITH A UART |
|--|-------------|-----------------------------|
|--|-------------|-----------------------------|

| Legend: | | | |
|---------------------|---------------------------|-------------|--|
| ST = Schmitt Trigge | er input with CMOS levels | I = Input | |
| O = Output | A = Analog | D = Digital | |

Note 1: All pins are subject to the Device Pin Priority Control.

- **2:** Bits are contained in the UxMODE register.
- **3:** Bits are contained in the UxSTA register.

20.0 PARALLEL MASTER PORT

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Parallel Master Port (PMP) is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices, and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

Key features of the PMP module include:

- 8-bit,16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options
 - Individual read and write strobes, or
- Read/write strobe with enable strobe

- · Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- Parallel Slave Port support
 - Legacy addressable
 - Address support
 - 4-byte deep auto-incrementing buffer
- Programmable Wait states
- Operate during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers
- Freeze option for in-circuit debugging

Note: On 64-pin devices, data pins PMD<15:8> are not available.



20.1 PMP Registers

TABLE 20-1: PMP SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------------------|-----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_7000 | PMCON | 31:24 | _ | — | _ | | | — | — | |
| | | 23:16 | _ | — | _ | - | - | _ | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | ADRML | JX<1:0> | PMPTTL | PTWREN | PTRDEN |
| | | 7:0 | CSF | <1:0> | ALP | CS2P | CS1P | _ | WRSP | RDSP |
| BF80_7004 | PMCONCLR | 31:0 | | Write clea | ars selected l | oits in PMCON | , read yields | undefined va | lue | |
| BF80_7008 | PMCONSET | 31:0 | | Write se | ts selected b | its in PMCON | , read yields ι | undefined valu | ue | |
| BF80_700C | PMCONINV | 31:0 | | Write inve | erts selected | bits in PMCOI | N, read yields | undefined va | lue | |
| BF80_7010 | PMMODE | 31:24 | _ | — | — | — | — | — | — | _ |
| | | 23:16 | _ | — | _ | _ | _ | _ | _ | _ |
| | | 15:8 | BUSY | IRQM< | 1:0> | INCM | <1:0> | MODE16 | MODE | <1:0> |
| | | 7:0 | WAITE | B<1:0> | | WAIT | /<3:0> | 1 | WAITE | <1:0> |
| BF80_7014 | PMMODECLR | 31:0 | | Write clea | rs selected b | its in PMMOD | E, read yields | undefined va | alue | |
| BF80_7018 | PMMODESET | 31:0 | | Write set | s selected bit | s in PMMODE | , read yields | undefined va | lue | |
| BF80_701C | PMMODEINV | 31:0 | | Write inve | rts selected b | its in PMMOD | E, read vield | s undefined v | alue | |
| BF80_7020 | PMADDR | 31:24 | _ | _ | _ | _ | | _ | _ | _ |
| _ | | 23:16 | _ | _ | _ | | _ | _ | _ | _ |
| | | 15:8 | CS2EN/A15 | CS1EN/A14 | | | ADDR< | :13:8> | | |
| | | 7:0 | 002214/110 | 001210111 | | ADDR<7 | | | | |
| BF80_7024 | PMADDRCLR | 31:0 | | Write c | lears selecte | d bits in PRx, | | ndefined value | e | |
| BF80_7028 | PMADDRSET | 31:0 | | | | bits in PRx, r | , | | | |
| BF80_702C | PMADDRINV | 31:0 | | | | d bits in PRx, | | | | |
| BF80 7030 | PMDOUT | 31:24 | | White it | | DATAOUT< | | | 0 | |
| DI 00_7000 | TIMEOUT | 23:16 | | | | DATAOUT<2 | | | | |
| | | 15:8 | | | | DATAOUT< | | | | |
| | | 7:0 | | | | DATAOUT | | | | |
| BF80_7034 | PMDOUTCLR | 31:0 | | Write clos | vrs soloctod k | its in PMDOU | | undofined ve | aluo | |
| BF80_7034 | PMDOUTCER | 31:0 | | | | ts in PMDOU | | | | |
| BF80_703C | PMDOUTINV | 31:0 | | | | bits in PMDOU | | | | |
| BF80_7040 | PMDIN | 31:24 | | white hive | | DATAIN<3 | - | s undenned va | aiue | |
| BI 80_7040 | FINDIN | 23:16 | | | | DATAIN<3 | | | | |
| | | 15:8 | | | | DATAIN<23 | | | | |
| | | 7:0 | | | | DATAIN T | | | | |
| RE90 7044 | PMDINCLR | 31:0 | | M/rito olo | ore colocted | | | undofined val | | |
| BF80_7044 | PMDINCLR | 31:0 | | | | bits in PMDIN | | | | |
| BF80_7048 | | | | | | bits in PMDIN, | | | | |
| BF80_704C | PMDININV | 31:0 | | | erts selected | bits in PMDIN | i, read yields | undefined val | lue | |
| BF80_7050 | PMAEN | 31:24 | | | _ | | | _ | _ | |
| | | 23:16 | | _ | _ | | — | _ | _ | _ |
| | | 15:8 | | | | PTEN<15 | | | | |
| DFaaaaaaaaaaaaa | | 7:0 | | | | PTEN<7 | | | | |
| BF80_7054 | PMAENCLR | 31:0 | | | | bits in PMAEN | | | | |
| BF80_7058 | PMAENSET | 31:0 | | | | its in PMAEN | | | | |
| BF80_705C | PMAENINV | 31:0 | | Write inve | erts selected | bits in PMAE | N, read yields | undefined va | lue | |
| BF80_7060 | PMSTAT | 31:24 | _ | — | | | | | | |
| | | 23:16 | | | — | — | | _ | _ | |
| | | 15:8 | IBF | IBOV | — | _ | IB3F | IB2F | IB1F | IB0F |
| | | 7:0 | OBE | OBUF | — | — | OB3E | OB2E | OB1E | OB0E |
| BF80_7064 | PMSTATCLR | 31:0 | | | | oits in PMSTA | | | | |
| BF80_7068 | PMSTATSET | 31:0 | | | | its in PMSTAT | | | | |
| BF80_706C | PMSTATINV | 31:0 | | Write inve | erts selected | bits in PMSTA | T, read yields | undefined va | alue | |

| ADLL 20-2 | . FIVIT | | | LOISIEN | JUNINA | | | | | |
|--------------------|---------|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Nan | ne | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BF88_1070 | IEC1 | 7:0 | SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | I2C1MIE |
| BF88_1040 | IFS1 | 7:0 | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | I2C1MIF |
| BF88_1100 | IPC7 | 7:0 | - | _ | _ | | PMPIP<2:0> | | PMPIS | 6<1:0> |

TABLE 20-2: PMP INTERRUPT REGISTER SUMMARY

Note: This summary table contains partial register definitions that only pertain to the PMP peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|---|---|---|--|--|------------------------------------|--------|
| — | — | — | — | — | — | — | — |
| bit 31 | • | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | | | — | | _ |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | R/W-0 | R/W-0 |
| ON | FRZ | SIDL | ADRMUX1 | ADRMUX0 | PMPTTL | PTWREN | PTRDEN |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | R/W-0 | R/W-0 |
| CSF1 ⁽¹⁾ | CSF0 ⁽¹⁾ | ALP ⁽¹⁾ | CS2P ⁽¹⁾ | CS1P ⁽¹⁾ | — | WRSP | RDSP |
| bit 7 | | | | | | | bit |
| <u> </u> | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | | W = Writable | | P = Programm | | r = Reserved I | bit |
| J = Unimple | emented bit | -n = Bit Value | e at POR: ('0', '1 | r', x = Unknowr | ר) | | |
| | | | | | | | |
| LH 01 1C | December \A | lrita (o'i ignora | rood | | | | |
| | | /rite '0'; ignore | | | | | |
| | ON: Parallel | Master Port Er | | | | | |
| | ON: Parallel I 1 = PMP ena | Master Port Er bled | able bit | rmed | | | |
| bit 15 | ON: Parallel 1 1 = PMP ena 0 = PMP disa | Master Port Er bled ibled, no off-ch | able bit ip access perfo | rmed | | | |
| bit 31-16 bit 15 bit 14 | ON: Parallel 1 1 = PMP ena 0 = PMP disa FRZ: Freeze | Master Port Er bled ibled, no off-ch in Debug Exce | able bit ip access perfo eption Mode bit | | ode | | |
| bit 15 | ON: Parallel 1 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op | Master Port Er bled bled, no off-ch in Debug Exce peration when | able bit ip access perfo | g Exception mo | | | |
| bit 15 | ON: Parallel 1 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue | Master Port Er bled bled, no off-ch in Debug Exce peration when operation whe | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del | g Exception mo oug Exception r | node | n normal mode. | |
| bit 15 bit 14 | ON: Parallel 1 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue | Master Port Er bled bled, no off-ch in Debug Exce peration when operation whe s writable in De | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del | g Exception mo oug Exception r | node | n normal mode. | |
| bit 15 bit 14 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontin | Master Port Er bled bled, no off-ch in Debug Exce peration when operation whe s writable in De Idle Mode ue module ope | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del | g Exception mo oug Exception r mode only, it is vice enters Idle | mode s forced to '0' i | n normal mode. | |
| bit 15 bit 14 bit 13 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontin 0 = Continue | Master Port Er bled in Debug Exce peration when operation whe s writable in De Idle Mode ue module operation | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del ebug Exception eration when de | g Exception mo bug Exception r mode only, it is vice enters Idle e | mode s forced to '0' i mode | n normal mode. | |
| bit 15 bit 14 bit 13 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze of 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontin 0 = Continue ADRMUX1:A | Master Port Er bled in Debug Exce peration when operation whe s writable in De Idle Mode ue module operation module operation | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del ebug Exception eration when de tion in Idle mod | g Exception mo oug Exception r mode only, it is vice enters Idle e iplexing Selecti | mode forced to '0' i mode on bits | n normal mode. | |
| bit 15 bit 14 bit 13 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontin 0 = Continue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi | Master Port Er bled bled, no off-ch in Debug Exce beration when operation when s writable in De Idle Mode ue module operation module operation DRMUX0: Addition ts of address at ts of address at | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del ebug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed are multiplexed | g Exception mo oug Exception r mode only, it is vice enters Idle e iplexing Selecti on PMD<15:0> on PMD<7:0> p | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontin 0 = Continue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 01 = Lower 8 | Master Port Er bled bled, no off-ch in Debug Exce peration when operation when s writable in De l dle Mode ue module operation module operation DRMUX0: Add ts of address a bits of address a | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del ebug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed s are multiplexed | g Exception mo oug Exception r mode only, it is vice enters Idle e iplexing Selecti on PMD<15:0> on PMD<7:0> p d on PMD<7:0: | mode forced to '0' i mode on bits pins pins | n normal mode. 3 bits are on PM | |
| bit 15 bit 14 bit 13 bit 12-11 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 01 = Lower 8 00 = Address | Master Port Er bled bled, no off-ch in Debug Exce peration when operation when operation when s writable in De ldle Mode ue module operation DRMUX0: Add ts of address a bits of address a bits of address a | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del ebug Exception eration when de tion in Idle mode dress/Data Mult are multiplexed is are multiplexed ear on separate | g Exception mo oug Exception r mode only, it is vice enters Idle e iplexing Selecti on PMD<15:0> on PMD<7:0> p on PMD<7:0: pins | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 bit 12-11 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 01 = Lower 8 00 = Address PMPTTL: PM | Master Port Er bled in Debug Exce peration when operation when operation when s writable in De Idle Mode ue module operation of addle so a ts of address a bits of address a | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del bug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed is are multiplexed ear on separate . Input Buffer Se | g Exception mo oug Exception r mode only, it is vice enters Idle e iplexing Selecti on PMD<15:0> on PMD<7:0> p on PMD<7:0: pins | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 bit 12-11 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ i: SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 10 = All 16 bi 01 = Lower 8 00 = Address PMPTTL: PM 1 = PMP mode | Master Port Er bled ibled, no off-ch in Debug Exce peration when operation when operation when s writable in De Idle Mode ue module operation due module operation DRMUX0: Add ts of address at bits of address at bits at approximately at the bits of address at bits at a bits at the bits of address at bits at the bits at the bits at the bits of address at the bits at the bi | ip access perfo eption Mode bit CPU is in Debu n CPU is in Debu ebug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed is are multiplexed ear on separate . Input Buffer Se input buffers | g Exception mo oug Exception r mode only, it is vice enters Idle e iplexing Selecti on PMD<15:0> on PMD<7:0> ed on PMD<7:0: pins elect bit | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 bit 12-11 bit 10 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 10 = All 16 bi 01 = Lower 8 00 = Address PMPTTL: PM 1 = PMP mod 0 = PMP mod | Master Port Er bled bled, no off-ch in Debug Exce peration when operation when operation when operation when swritable in De ldle Mode ue module operation DRMUX0: Add ts of address a bits of | able bit ip access perfo eption Mode bit CPU is in Debu n CPU is in Del bug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed is are multiplexed ear on separate . Input Buffer Se | g Exception mo oug Exception r mode only, it is vice enters Idle iplexing Selecti on PMD<15:0> on PMD<7:0> p ed on PMD<7:0: pins elect bit | mode forced to '0' i mode on bits pins pins | | |
| bit 15 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 10 = All 16 bi 10 = Address PMPTTL: PM 1 = PMP mod 0 = PMP mod PTWREN: W | Master Port Er bled bled, no off-ch in Debug Exce peration when operation when operation when operation when swritable in De ldle Mode ue module operation DRMUX0: Add ts of address a bits of | ip access perfo eption Mode bit CPU is in Debu n CPU is in Debu ebug Exception eration when de tion in Idle mode dress/Data Mult are multiplexed is are multiplexed are multiplexed are multiplexed input Buffer Se input buffers nitt input buffers | g Exception mo oug Exception r mode only, it is vice enters Idle iplexing Selecti on PMD<15:0> on PMD<7:0> p ed on PMD<7:0: pins elect bit | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 bit 12-11 bit 10 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 10 = Address PMPTTL: PM 1 = PMP mod 0 = PMP mod PTWREN: W 1 = PMWR/P | Master Port Er bled bled, no off-ch in Debug Exce peration when operation when operation when s writable in De ldle Mode ue module operation of address at bits of address at bits of ad | ip access perfo eption Mode bit CPU is in Debu n CPU is in Debu ebug Exception eration when de tion in Idle mode dress/Data Mult are multiplexed is are multiplexed are multiplexed input Buffer Se input Buffers nitt input buffers obe Port Enable abled | g Exception mo oug Exception r mode only, it is vice enters Idle iplexing Selecti on PMD<15:0> on PMD<7:0> p ed on PMD<7:0: pins elect bit | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 bit 12-11 bit 10 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 10 = All 16 bi 01 = Lower 8 00 = Address PMPTTL: PM 1 = PMP mod 0 = PMP mod 0 = PMPRP: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re | Master Port Er bled in Debug Exce peration when operation when operation when s writable in De Idle Mode ue module operation module operation DRMUX0: Add ts of address a bits of address a bi | ip access perfo eption Mode bit CPU is in Debu n CPU is in Debu ebug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed as are multiplexed as are multiplexed as are multiplexed input Buffer Se input buffers nitt input buffers nitt input buffers obe Port Enable abled abled e Port Enable b | g Exception mo oug Exception r mode only, it is vice enters Idle iplexing Selecti on PMD<15:0> on PMD<7:0> ed on PMD<7:0: pins elect bit | mode forced to '0' i mode on bits pins pins | | |
| bit 15 bit 14 bit 13 bit 12-11 bit 10 bit 9 | ON: Parallel I 1 = PMP ena 0 = PMP disa FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ i: SIDL: Stop in 1 = Discontinue ADRMUX1:A 11 = All 16 bi 10 = All 16 bi 10 = All 16 bi 10 = All 16 bi 01 = Lower 8 00 = Address PMPTTL: PM 1 = PMP mod 0 = PMP mod 0 = PMP mod 0 = PMWR/P 0 = PMWR/P PTRDEN: Rei 1 = PMRD/PI | Master Port Er bled in Debug Exce peration when operation when operation when operation when operation when swritable in De Idle Mode ue module operation due module operation in DRMUX0: Add ts of address a bits | ip access perfo eption Mode bit CPU is in Debu n CPU is in Debu ebug Exception eration when de tion in Idle mod dress/Data Mult are multiplexed as are multiplexed as a remultiplexed as | g Exception mo oug Exception r mode only, it is vice enters Idle iplexing Selecti on PMD<15:0> on PMD<7:0> ed on PMD<7:0: pins elect bit | mode forced to '0' i mode on bits pins pins | | |

Note 1: These bits have no effect when their corresponding pins are used as address lines

| REGISTER 2 | 20-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED) |
|-------------------|---|
| bit 7-6 | CSF<1:0>: Chip Select Function bits ⁽¹⁾ |
| | 11 = Reserved |
| | 10 = PMCS2 and PMCS1 function as Chip Select |
| | 01 = PMCS2 functions as Chip Select, PMCS1 functions as address bit 14 00 = PMCS2 and PMCS1 function as address bits 15 and 14 |
| | |
| bit 5 | ALP: Address Latch Polarity bit ⁽¹⁾ |
| | 1 = Active-high <u>(PMALL</u> and <u>PMALH</u>) 0 = Active-low (PMALL and PMALH) |
| bit 4 | CS2P: Chip Select 1 Polarity bit ⁽¹⁾ |
| | 1 = Active-high (PMCS2) 0 = Active-low (PMCS2) |
| bit 3 | CS1P: Chip Select 0 Polarity bit ⁽¹⁾ |
| | 1 = Active-high (PMCS1/PMCS) 0 = Active-low (PMCS1/PMCS) |
| bit 2 | Reserved: Write '0'; ignore read |
| bit 1 | WRSP: Write Strobe Polarity bit |
| | For Slave modes and Master Mode 2 (PMMODE<9:8> = 00.01.10): |
| | 1 = Write Strobe active-high (PMWR) |
| | 0 = Write Strobe active-low (PMWR) |
| | For Master Mode 1 (PMMODE<9:8> = 11): |
| | 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB) |
| bit 0 | RDSP: Read Strobe Polarity bit |
| | For Slave modes and Master Mode 2 (PMMODE<9:8> = 00.01.10): |
| | 1 = Read strobe active-high (PMRD) |
| | 0 = Read strobe active-low (PMRD) |
| | For Master Mode 1 (PMMODE<9:8> = 11): |
| | 1 = Read/Write strobe active-high (PMRD/PMWR) |
| | 0 = Read/Write strobe active-low (PMRD/PMWR) |

Note 1: These bits have no effect when their corresponding pins are used as address lines

| r-x | | | LEL PORT N | | | | |
|---------------------------------------|--|---|---|--|---|---|--|
| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | | — | _ | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | | | — | | — | — | — |
| bit 23 | | | | | | | bit 16 |
| | DAMO | DAMO | DAMA | DAMO | DANIO | DAVO | DAMO |
| R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| BUSY | IRQIV | 1<1:0> | INCIV | 1<1:0> | MODE16 | MODE | E<1:0> |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | TB1<1:0> ⁽¹⁾ | 10000 | | M<3:0> | 1010 0 | WAITE1 | |
| bit 7 | | | | 1110.02 | | W/ (II LI | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | able bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimr | plemented bit | -n = Bit Value | at POR: ('0', '1 | 1'. x = Unknow | n) | | |
| | 1 = Port is bu 0 = Port is no | • | | | | | |
| | | • | | | | | |
| | | - | | | | | |
| Dit 14-13 | | Interrupt Requ | | | | | |
| DIT 14-13 | 11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt | Interrupt Required – do not use t generated wh read or write of t generated at | en Read Buffer peration when I the end of the r | PMA<1:0> = 1 | /rite Buffer 3 is v 1 (Addressable 9 | | |
| | 11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter | Interrupt Required – do not use t generated wh read or write of t generated at rupt generated | en Read Buffer peration when I the end of the r | PMA<1:0> = 1 | 1 (Addressable | | |
| | <pre>11 = Reserve 10 = Interrupt or on a i 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m</pre> | Interrupt Required – do not use t generated wh read or write of t generated at rupt generated Increment Mod ode read and v | en Read Buffer peration when I the end of the r le bits write buffers au | PMA<1:0> = 1: ead/write cycle to-increment (N | 1 (Addressable | PSP mode onl | |
| | <pre>11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decremed</pre> | Interrupt Required – do not use t generated wh read or write op t generated at rupt generated Increment Mod ode read and v ent ADDR<15: | en Read Buffer peration when I the end of the r le bits write buffers au 0> by 1 every r | PMA<1:0> = 1: read/write cycle to-increment (M read/write cycle | 1 (Addressable) MODE<1:0> = 0 ₉ (2,5) | PSP mode onl | |
| | <pre>11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme</pre> | Interrupt Required – do not use t generated wh read or write of t generated at rupt generated increment Mod ode read and v ent ADDR<15:0 | en Read Buffer peration when I the end of the r le bits write buffers au | PMA<1:0> = 1: ead/write cycle to-increment (f ead/write cycle ead/write cycle | 1 (Addressable) MODE<1:0> = 0 ₉ (2,5) | PSP mode onl | |
| bit 12-11 | <pre>11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme 00 = No increme</pre> | Interrupt Required – do not use t generated wh read or write of t generated at rupt generated increment Mod ode read and v ent ADDR<15:0 | en Read Buffer peration when I the end of the r le bits write buffers au 0> by 1 every r l> by 1 every re | PMA<1:0> = 1: ead/write cycle to-increment (f ead/write cycle ead/write cycle | 1 (Addressable) MODE<1:0> = 0 ₉ (2,5) | PSP mode onl | |
| bit 12-11 | <pre>11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme 00 = No incre MODE16: 8/1</pre> | Interrupt Required – do not use t generated wh read or write op t generated at rupt generated Increment Mod ode read and v ent ADDR<15:0 ment or decret 6-bit Mode bit | en Read Buffer peration when I the end of the r le bits write buffers au 0> by 1 every r l> by 1 every re ment of addres | PMA<1:0> = 1: read/write cycle to-increment (M read/write cycle ead/write cycle s | 1 (Addressable) MODE<1:0> = 0 ₉ (2,5) | PSP mode onl 0 only) | |
| bit 12-11 | <pre>11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme 00 = No incre MODE16: 8/1 1 = 16-bit mo</pre> | Interrupt Required – do not use t generated wh read or write op t generated at rupt generated Increment Mod ode read and v ent ADDR<15:0 ment or decrea 6-bit Mode bit de: a read or w | en Read Buffer beration when I the end of the r le bits write buffers au 0> by 1 every r > by 1 every re ment of addres | PMA<1:0> = 1: read/write cycle to-increment (f read/write cycle ad/write cycle s register invoke | 1 (Addressable MODE<1:0> = 0 (2,5) 2,5) | PSP mode onl 0 only) it transfer ⁽⁴⁾ | |
| bit 12-11 bit 10 | <pre>11 = Reserve 10 = Interrupt or on a 1 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme 00 = No incre MODE16: 8/1 1 = 16-bit mo</pre> | Interrupt Required – do not use t generated wh read or write of t generated at rupt generated increment Mod ode read and v ent ADDR<15:0 ement or decret 6-bit Mode bit de: a read or w a: a read or w M3:WAITM0 = 0 | en Read Buffer peration when F the end of the r le bits write buffers au 0> by 1 every r > by 1 every r ment of addres write to the data r 0000, WAITB a | PMA<1:0> = 1: ead/write cycle to-increment (f ead/write cycle ead/write cycle s register invoke register invoke nd WAITE bits | 1 (Addressable MODE<1:0> = 0 (2,5) 2,5) es a single 16-b s a single 8-bit ti are ignored and | PSP mode onl 0 only) it transfer ⁽⁴⁾ ransfer forced to 1 TP | y) |
| | <pre>11 = Reserve 10 = Interrupt or on a t 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme 00 = No incre MODE16: 8/1 1 = 16-bit mo 0 = 8-bit mod Whenever WAITM</pre> | Interrupt Required – do not use t generated wh read or write op t generated at rupt generated Increment Mod ode read and v ent ADDR<15:0 ment or decrea 6-bit Mode bit de: a read or w M3:WAITM0 = 0 WAITB = 1 TF nd ADDR14 at | en Read Buffer peration when I the end of the r le bits write buffers au 0> by 1 every r by 1 every re ment of addres write to the data r 0000, WAITB a PBCLK cycle, WA re used as CS2 | PMA<1:0> = 1: ead/write cycle to-increment (M ead/write cycle ad/write cycle s register invoke register invokes and WAITE bits AITE = 0 TPBCL | 1 (Addressable MODE<1:0> = 0 (2,5) 2,5) es a single 16-b s a single 8-bit tr are ignored and K cycles for a re | PSP mode onl 0 only) it transfer ⁽⁴⁾ ransfer forced to 1 TP ad operation. | y) BCLK cycle for |
| bit 12-11 bit 10 Note 1: | <pre>11 = Reserve 10 = Interrupt or on a n 01 = Interrupt 00 = No Inter INCM<1:0>: I 11 = Slave m 10 = Decreme 01 = Increme 00 = No incre MODE16: 8/1 1 = 16-bit mod 0 = 8-bit mod Whenever WAITM a write operation; When ADDR15 a</pre> | Interrupt Required – do not use t generated wh read or write op t generated at rupt generated Increment Mod ode read and v ent ADDR<15:0 ment or decre 6-bit Mode bit de: a read or w M3:WAITMO = 0 WAITB = 1 TF nd ADDR14 at crement/decre or Master Mo | en Read Buffer peration when I the end of the r le bits write buffers au 0> by 1 every r by 1 every re ment of addres vrite to the data r 0000, WAITB a PBCLK cycle, WA re used as CS2 ment. de 2, data pins | PMA<1:0> = 1: read/write cycle to-increment (f read/write cycle ad/write cycle s register invoke register invoke and WAITE bits AITE = 0 TPBCL 2 and CS1, or A | 1 (Addressable MODE<1:0> = 0 (2,5) 2,5) es a single 16-b s a single 8-bit to are ignored and K cycles for a re ADDR15 is used | PSP mode onl 0 only) it transfer ⁽⁴⁾ ransfer forced to 1 TP ead operation. as CS2, these | y) BCLK cycle for e bits are not |

5: The PMADDR register is always incremented/decremented by 1, regardless of the transfer data width.

| REGISTE | R 20-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED) |
|---------|--|
| bit 9-8 | MODE1:MODE0: Parallel Port Mode Select bits |
| | 11 = Master Mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA <x:0>, PMD<15:0>)^(3,4)</x:0> |
| | 10 = Master Mode 2 (PMCSx, PMRD, PMWR, <u>PMA<x:0>, PMD<15:0></x:0></u>) ^(3,4) |
| | 01 = Addressable Slave Mode, control signals (PMRD, PMWR, PMCS, PMD<7:0>, PMA<1:0>) 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS, PMD<7:0>) |
| bit 7-6 | WAITB1:WAITB0: Data Setup to Read/Write Strobe Wait States bits ⁽¹⁾ |
| | 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB |
| | 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB |
| | 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB |
| | 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (DEFAULT) |
| bit 5-2 | WAITM3:WAITM0: Data Read/Write Strobe Wait States bits |
| | 1111 = Wait of 16 Трв |
| | |
| | 0001 = Wait of 2 ТРВ 0000 = Wait of 1 ТРВ (DEFAULT) |
| hit 1 0 | WAITE1:WAITE0: Data Hold After Read/Write Strobe Wait States bits ⁽¹⁾ |
| bit 1-0 | 11 = Wait of 4 TPB |
| | 10 = Wait of 3 TPB |
| | 01 = Wait of 2 TpB |
| | 00 = Wait of 1 TPB (DEFAULT) |
| | for Read operations: |
| | 11 = Wait of 3 TPB |
| | 10 = Wait of 2 TPB |
| | 01 = Wait of 1 TPB |
| | 00 = Wait of 0 TPB (DEFAULT) |
| Note 1: | Whenever WAITM3:WAITM0 = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation. |
| 2: | When ADDR15 and ADDR14 are used as CS2 and CS1, or ADDR15 is used as CS2, these bits are not subject to auto-increment/decrement. |

- **3:** In Master Mode 1 or Master Mode 2, data pins PMD<15:0> are active when MODE16 = 1; data pins PMD<7:0> are active when MODE16 = 0.
- 4: On 64-pin devices, data pins PMD<15:8> are not available.
- 5: The PMADDR register is always incremented/decremented by 1, regardless of the transfer data width.

| REGISTER 2 | 20-3: PMAD | DDR: PARAL | LEL PORT A | DDRESS RE | GISTER | | |
|--------------|---------------|--------------------|-----------------|-----------------|-----------|------------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | _ | _ | — | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CS2EN/A15 | CS1EN/A14 | | | ADDR | <13:8> | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | ADDF | R<7:0> | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Programn | nable bit | r = Reserved bit | |
| U = Unimplem | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknowi | n) | | |
| bit 31-16 | Reserved: \W | rite '0'; ignore i | read | | | | |
| bit 15 | CS2EN: Chip | | | | | | |
| bit 15 | 1 = Chip Sele | | | | | | |
| | | ct 2 is inactive | (pin functions | as PMA<15>) | | | |
| bit 14 | CS1EN: Chip | | | , | | | |
| | 1 = Chip Sele | | | | | | |
| | | ct 1 is inactive | (pin functions | as PMA<14>) | | | |
| | | | | | | | |

bit 13-0 ADDR13:ADDR0: Destination Address bits

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|-----------|----------------|---------------------------------------|----------------|-------|------------------|--------|
| | | | DATAOU | Г<31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DATAOU | Г<23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DATAOU | T<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DATAOL | JT<7:0> | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | W = Writable bit P = Programmable bit | | | r = Reserved bit | |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | 'n) | | |

bit 15-0 **DATAOUT<31:0>:** Output Data Port bits for 8-bit write operations in Slave modes.

REGISTER 20-5: PMDIN: PARALLEL PORT DATAIN REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|-----------|------------------|---------------|-----------------|-----------|------------------|--------|
| | | | DATAIN | <31:24> | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DATAIN | <23:16> | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DATAIN | l<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DATAII | N<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | it | P = Programr | mable bit | r = Reserved bit | |
| U = Unimpleme | ented bit | -n = Bit Value a | at POR: ('0', | '1', x = Unknow | 'n) | | |

bit 31-0 **DATAIN<31:0>:** Input and Output Data Port bits for 8-bit or 16-bit read/write operations in Master modes; Input Data Port bits for read operations in Slave modes.

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|---|--|---|--------------------------------|----------------------|--------|
| _ | _ | _ | — | — | — | — | — |
| bit 31 | | | · | · | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | _ | — | — | _ | — | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | PTEN | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| K/ VV-U | R/W-0 | R/W-U | | I<7:0> | R/W-U | R/W-U | R/W-U |
| bit 7 | | | 1121 | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| - J | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Programn | nable bit | r = Reserved I | bit |
| • | | | | P = Programn ', x = Unknown | | r = Reserved I | bit |
| R = Readab U = Unimple | emented bit | -n = Bit Value | at POR: ('0', '1 | • | | r = Reserved I | bit |
| R = Readab U = Unimple bit 31-16 | emented bit Reserved: W | -n = Bit Value /rite '0'; ignore i | at POR: ('0', '1 read | ', x = Unknowi | | r = Reserved I | bit |
| R = Readab | Reserved: W PTEN15:PTE | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S | at POR: ('0', '1 read Strobe Enable b | ', x = Unknown | n) | | bit |
| R = Readab U = Unimple bit 31-16 | Reserved: W PTEN15:PTE 1 = PMA15 a | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S nd PMA14 func | at POR: ('0', '1 read Strobe Enable b tion as either F | ', x = Unknown bits PMA<15:14> or | n) | | bit |
| R = Readab $U = Unimple$ bit 31-16 bit 15-14 | Reserved: W PTEN15:PTE 1 = PMA15 a 0 = PMA15 a | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S nd PMA14 func nd PMA14 func | at POR: ('0', '1 read Strobe Enable b ction as either F ction as port I/C | ', x = Unknown bits PMA<15:14> or | n) | | bit |
| R = Readab U = Unimple bit 31-16 | Reserved: W PTEN15:PTE 1 = PMA15 a 0 = PMA15 a PTEN13:PTE | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S nd PMA14 func nd PMA14 func EN2: PMP Addr | at POR: ('0', '1 read Strobe Enable b ction as either F ction as port I/C ess Port Enabl | ', x = Unknown bits PMA<15:14> or b e bits | n) | | bit |
| R = Readab U = Unimple pit 31-16 pit 15-14 | Reserved: W PTEN15:PTE 1 1 PMA15 a 0 PMA15 a PTEN13:PTE 1 1 PMA | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S nd PMA14 func nd PMA14 func | at POR: ('0', '1 read Strobe Enable b ction as either F ction as port I/C ess Port Enabl PMP address li | ', x = Unknown bits PMA<15:14> or b e bits | n) | | bit |
| R = Readab U = Unimple bit 31-16 bit 15-14 | Reserved: W PTEN15:PTE 1 1 PMA15 a 0 PMA15 a PTEN13:PTE 1 1 PMA<13: | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S nd PMA14 func nd PMA14 func EN2: PMP Addr 2> function as | at POR: ('0', '1 read Strobe Enable b tion as either F tion as port I/C ess Port Enabl PMP address li port I/O | i', x = Unknown pits PMA<15:14> or b e bits ines | n) | | bit |
| R = Readab J = Unimple bit 31-16 bit 15-14 bit 13-2 | Reserved: W PTEN15:PTE 1 1 PMA15 a 0 PMA15 a PTEN13:PTE 1 1 PMA<13: | -n = Bit Value /rite '0'; ignore i EN14: PMCSx S nd PMA14 func nd PMA14 func EN2: PMP Addr 2> function as 2> function as | at POR: ('0', '1 read Strobe Enable b ction as either F ction as port I/C ess Port Enabl PMP address li port I/O ALL Strobe En n as either PM | i', x = Unknown pits PMA<15:14> or b e bits ines able bits A<1:0> or PMA | n) [.] PMCS2 and F | PMCS1 ⁽¹⁾ | bit |

2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits, ADRMUX<1:0>, in the PMCON register.

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|--|---|--|--|---------------------------------|-------|
| _ | — | — | — | — | — | — | _ |
| bit 31 | | • | | | | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | — |
| bit 23 | | | | | | | bit 1 |
| R-0 | R/W-0 | r-x | r-x | R-0 | R-0 | R-0 | R-0 |
| IBF | IBOV | I-A | I-X | IB3F | IB2F | IB1F | IB0F |
| bit 15 | IBOV | | | 1001 | IDZI | | bit |
| 511 15 | | | | | | | Dit |
| R-1 | R/W-0 | r-x | r-x | R-1 | R-1 | R-1 | R-1 |
| OBE | OBUF | — | _ | OB3E | OB2E | OB1E | OB0E |
| bit 7 | | | - I | | 1 | 1 | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| D _ Dood-L | 1 1 1 | | | | | | 1- 14 |
| r = reauant | DIE DIT | W = Writable | bit | P = Programn | nable bit | r = Reserved | DIT |
| | | | | P = Programn 1', x = Unknow | | r = Reserved | DIT |
| U = Unimple | emented bit | -n = Bit Value | e at POR: ('0', ' | 6 | | r = Reserved | DIT |
| U = Unimple bit 31-16 | emented bit Reserved: W | -n = Bit Value /rite '0'; ignore | e at POR: ('0', ' read | 6 | | r = Reserved | |
| U = Unimple bit 31-16 | Reserved: W | -n = Bit Value /rite '0'; ignore uffer Full Status | e at POR: ('0', ' read | 1', x = Unknow | | r = Reserved | סונ |
| U = Unimple bit 31-16 | Reserved: W IBF: Input Bu 1 = All writab | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer | read s bit registers are fu | 1', x = Unknow | n) | r = Reserved | DIT |
| U = Unimple bit 31-16 bit 15 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer | e at POR: ('0', ' read s bit registers are fu ole input buffer | 1', x = Unknow | n) | r = Reserved | |
| U = Unimple bit 31-16 bit 15 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflov ttempt to a full | read bit registers are fu ble input buffer v Status bit | 1', x = Unknow | n) npty | | |
| U = Unimple bit 31-16 bit 15 bit 14 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow ttempt to a full ow occurred | e at POR: ('0', ' read s bit registers are fu ble input buffer v Status bit input byte regis | 1', x = Unknow II registers are er | n) npty | | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow ttempt to a full ow occurred /rite '0'; ignore | read bit registers are fu ble input buffer v Status bit input byte regis read | 1', x = Unknow II registers are er | n) npty | | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore nput Buffer n S | e at POR: ('0', ' read s bit registers are fu ble input buffer v Status bit input byte regis read tatus Full bit | 1', x = Unknow II registers are en | n) npty uust be cleared | in software) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow tempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da | e at POR: ('0', ' read s bit registers are fu ole input buffer v Status bit input byte regis read tatus Full bit tat that has not | 1', x = Unknow II registers are en ster occurred (m been read (read | n) npty uust be cleared | in software) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow ttempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da fer does not co | e at POR: ('0', ' read s bit registers are fu ole input buffer v Status bit input byte regis read tatus Full bit tat that has not ontain any unrea | 1', x = Unknow II registers are en ster occurred (m been read (read | n) npty uust be cleared | in software) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input Bu 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf OBE: Output | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da fer does not co Buffer Empty | e at POR: ('0', ' read s bit registers are fu ble input buffer v Status bit input byte regis read tatus Full bit ta that has not ontain any unrea Status bit | I', x = Unknown registers are en ster occurred (m been read (read | n) npty uust be cleared | in software) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input Bu 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf 0BE: Output 1 = All readal | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da fer does not co Buffer Empty ble output buffer | e at POR: ('0', ' read s bit registers are fu ble input buffer v Status bit input byte regis read tatus Full bit ta that has not ontain any unrea Status bit er registers are | I', x = Unknown registers are en ster occurred (m been read (read | n) npty uust be cleared ding buffer will | in software) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 bit 7 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf 0BE: Output 1 = All readal 0 = Some or | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da fer does not co Buffer Empty ble output buffer all of the reada | e at POR: ('0', ' read s bit registers are fu ble input buffer v Status bit input byte regis read tatus Full bit ta that has not ontain any unrea Status bit er registers are | 1', x = Unknown registers are en ster occurred (m been read (read ad data empty | n) npty uust be cleared ding buffer will | in software) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 bit 7 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf 0 = Input Buf 0 = Some or OBUF: Output 1 = A read output 1 = A read output | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow ttempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da fer does not co Buffer Empty ble output buffer all of the reada ut Buffer Unde | e at POR: ('0', ' read s bit registers are fu ole input buffer v Status bit input byte regis read tatus Full bit tat that has not ontain any unrea Status bit er registers are able output buffer rflow Status bit | 1', x = Unknown registers are en ster occurred (m been read (read ad data empty | n) npty hust be cleared ding buffer will full | in software) clear this bit) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 bit 7 bit 7 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: In 1 = Input Buf 0 = Input Buf 0 = Some or OBUF: Output 1 = A read oc 0 = No under | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore nput Buffer n S fer contains da fer does not co Buffer Empty ble output buffe all of the reada ut Buffer Unde ccurred from al flow occurred | e at POR: ('0', ' read s bit registers are fu ole input buffer v Status bit input byte regis read tatus Full bit ta that has not ontain any unrea Status bit er registers are able output buffer rflow Status bit n empty output | 1', x = Unknow Il registers are en ster occurred (m been read (read ad data empty er registers are | n) npty hust be cleared ding buffer will full | in software) clear this bit) | DIT |
| U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11-8 bit 7 bit 6 bit 5-4 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf 0 = Input Buf 0 = Some or OBUF: Output 1 = A read oc 0 = No under Reserved: W | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore hput Buffer n S fer contains da fer does not co Buffer Empty ble output buffer all of the reada ut Buffer Unde ccurred from an flow occurred /rite '0'; ignore | e at POR: ('0', ' read s bit registers are fu ble input buffer / Status bit input byte regis read tatus Full bit tat that has not ontain any unrea Status bit er registers are able output buffer fflow Status bit n empty output | I', x = Unknown Il registers are en ster occurred (m been read (read ad data empty er registers are byte register (m | n) npty hust be cleared ding buffer will full | in software) clear this bit) | DIT |
| R = Readat <u>U = Unimple</u> bit 31-16 bit 15 bit 14 bit 13-12 bit 13-12 bit 11-8 bit 7 bit 6 bit 5-4 bit 3-0 | Reserved: W IBF: Input Bu 1 = All writab 0 = Some or IBOV: Input B 1 = A write at 0 = No overfil Reserved: W IB3F:IB0F: Ir 1 = Input Buf 0 = Input Buf 0 = Input Buf 0 = Some or OBUF: Output 1 = A read or 0 = No under Reserved: W OB3E:OB0E | -n = Bit Value /rite '0'; ignore iffer Full Status le input buffer all of the writal Buffer Overflow itempt to a full ow occurred /rite '0'; ignore hout Buffer Empty ble output buffe all of the reada ut Buffer Unde ccurred from al flow occurred /rite '0'; ignore : Output Buffe | e at POR: ('0', ' read s bit registers are fu ole input buffer v Status bit input byte regis read tatus Full bit tat that has not ontain any unrea Status bit er registers are able output buffer rflow Status bit n empty output read r n Status Empt | I', x = Unknown Il registers are en ster occurred (m been read (read ad data empty er registers are byte register (m | n) npty hust be cleared ding buffer will full hust be cleared | in software) clear this bit) | DIT |

20.2 Modes Of Operation

20.2.1 CONSIDERATIONS FOR PMP MODULE

- The PMP module is enabled and ready when the ON bit (PMCON<15>) is set = 1, therefore it is recommended to configure the desired operating mode prior to enabling the module.
- The PMP module is disabled and powered off when the ON bit (PMPCON<15>) = 0, thus providing maximum power savings.
- It is recommended to wait for any pending read or write operation to be completed before enabling/disabling or re-configuring the module

20.2.2 CONSIDERATIONS FOR MASTER MODES

- Setting address bits A15 and A14 = 1 when PMCS2 and PMCS1 are enabled as Chip Selects will cause both PMCS2 and PMCS1 to be active during a read or write operation. This may enable two devices simultaneously and should be avoided.
- It is always recommended to poll the PMP's BUSY bit prior to any read or write operation to ensure the prior PMP operation has completed.

The PMP module offers two Master modes of operation featuring 16-bit or 8-bit data (default), up to 16 bits of address, and all control signals to operate a variety of external parallel devices such as memory devices, peripherals, and slave microcontrollers. An example using Master Mode 2 is shown in Figure 20-2.

FIGURE 20-2: EXAMPLE: PMP MASTER MODE 2, PARTIAL MULTIPLEXED INTERFACE



20.2.3 MASTER MODE SELECTION

The two Master modes are selected using MODE<1:0> bits (PMCON<9:8>). Master Mode 1 is selected by configuring MODE<1:0> bits = 11; Master Mode 2 is selected by configuring MODE<1:0> bits = 10.

20.2.4 8, 16-BIT DATA MODES

The PMP in Master mode supports data widths 8 and 16 bits wide. By default, the data width is 8-bit, MODE16 (PMMODE<10>) bit = 0. To select 16-bit data width, set MODE16 = 1. When configured in 8-bit Data mode, the upper 8 bits of the data bus, PMD<15:8>, are not controlled by the PMP module and are available as general purpose I/O pins.

| Note: | On 64-pin devices, data pins PMD<15:8> |
|-------|--|
| | are not available. |

20.2.5 CHIP SELECTS

Two Chip Select lines, PMCS1 and PMCS2, are available for the Master modes. The two Chip Select lines are multiplexed with the Most Significant bits of the address bus A14 and A15. If a pin is configured as a Chip Select, it is not included in any PMA<15:0> address auto-increment/decrement. It is possible to enable both PMCS2 and PMCS1 as Chip Selects, or enable only PMCS2 as a Chip Select, allowing PMCS1 to function strictly as address line A14. It is not possible to enable only PMCS1. The Chip Select signals are configured using the Chip Select Function bits CSF<1:0> (PMCON <7:6>).

| TABLE 20-3: CH | P SELECT CONTROL |
|----------------|------------------|
|----------------|------------------|

| CSF<1:0> | FUNCTION |
|----------|------------------------------|
| 00 | PMCS2 = A15, PMCS1 = A14 |
| 01 | PMCS2 = Enabled, PMCS1 = A14 |
| 10 | PMCS2, PMCS1 = Enabled |

Refer to **Section 20.2.16** "Addressing Considerations" for information regarding Chip Select address mapping.

20.2.6 PORT PIN CONTROL

The PMAEN register controls the functionality of the address pins PMA<15:0>. Setting any PMAEN bit = 1 configures the corresponding PMA pin as an address line. Those bits set = 0 remain as general purpose I/O pins.

Refer to **Section 20.5 "I/O Pin Control"** regarding I/O pin configuration.

20.2.7 READ/WRITE CONTROL

The PMP module supports two distinct read/write signaling methods. In Master Mode 1, Read and Write strobe are combined into a single control line, PMRD/PMWR; a second control line, PMENB, determines when a read or write action is to be taken.

In Master Mode 2, Read and Write strobes (PMRD and PMWR) are supplied on separate pins.

To enable the PMRD/ \overline{PMWR} and $\overline{PMWR}/\overline{PMENB}$ pins, set PTRDEN bit ($\overline{PMCON}<8>$) and \overline{PTWREN} bit ($\overline{PMCON}<9>$) = 1.

20.2.8 CONTROL LINE POLARITY

All control signals (PMRD, PMWR, PMALL, PMALH, PMCS2 and PMCS1) can be individually configured for either positive (active-high) or negative (active-low) polarity. The polarity for each control line is controlled by separate bits in the PMCON register.

| TABLE 20-4: | MASTER MODE PIN |
|-------------|-----------------|
| | POLARITY |

| CONTROL PIN | PMCON Control Bit | Active-High Select | Active-Low Select |
|----------------|----------------------|-----------------------|----------------------|
| PMRD | RDSP | 1 | 0 |
| PMWR | WRSP | 1 | 0 |
| PMCS2 | CS2P | 1 | 0 |
| PMCS1 | CS1P | 1 | 0 |
| PMALL/H | ALP | 1 | 0 |

Note that the polarity of control signals that share the same output pin (for example, PMWR and PMENB) are controlled by the same bit; the configuration depends on which Master Port mode is being used.

20.2.9 AUTO-INCREMENT/DECREMENT

While the module is operating in a Master mode, the auto-address increment/decrement bits INCM<1:0> (PMMODE<12:11>) control the behavior of the address value that appears on the PMA<15:0> address pins. The address in the PMADDR register can be made to automatically increment or decrement by 1 (regardless of the transfer data width) after each read and write operation is completed, and the BUSY bit goes to '0'.

TABLE 20-5:ADDRESS AUTO-
INCREMENT/DECREMENT
CONFIGURATION

| INCM<1:0> | FUNCTION |
|-----------|----------------------------|
| 00 | No Increment, No Decrement |
| 01 | Increment every R/W Cycle |
| 10 | Decrement every R/W Cycle |

If the Chip Select signals are disabled and configured as address bits, the bits will participate in the increment and decrement operations; otherwise, the PMCS2 and PMCS1 bit values will be unaffected.

20.2.10 WAIT STATES

In Master modes, the user has control over the duration of the read, write, and address cycles by configuring the module Wait states. Three portions of the cycle, the beginning, middle, and end are configured using the corresponding WAITB, WAITM, and WAITE bits in the PMMODE register.

20.2.11 ADDRESS MULTIPLEXING

In either of the Master modes the address bus can be multiplexed together with the data bus. There are three Address Multiplexing modes available; Demultiplexed, Partial Multiplexed and Full Multiplexed. The Addressing Multiplex mode is configured using bits ADRMUX<1:0> (PMCON<12:11).

For detailed examples illustrating address multiplexing configurations, refer to the PMP chapter in the *"PIC32MX Family Reference Manual"* (DS61132).

| TABLE 20-6: | ADDRESS MULTIPLEX |
|-------------|-------------------|
| | CONFIGURATIONS |

| ADRMUX<1:0> | Multiplex Modes |
|-------------|-------------------------|
| 00 | Demultiplexed |
| 01 | Partial (uses PMD<7:0>) |
| 10 | Full (uses PMD<7:0>) |
| 11 | Full (uses PMD<15:0>) |

Note: A design implementing partial or full multiplexed address and data bus allows the unused PMA address pins to be used as general purpose I/O pins. However, depending on the Multiplexing mode, read and write operations will be extended by several peripheral bus clock cycles, TPBCLK.

20.2.12 DEMULTIPLEXED MODE

In Demultiplexed mode, address bits are presented on pins PMA<15:0>. Note, PMA15 is not available if PMCS2 is enabled and PMA14 is not available if PMCS1 is enabled. Data bits are presented on pins PMD<15:0> in 16-bit Data mode; pins PMD<7:0> in 8bit Data mode. Demultiplexed mode is selected by configuring bits ADRMUX<1:0> = 00.



20.2.13 PARTIAL MULTIPLEXED MODE

In Partial Multiplexed mode, the lower eight address bits are multiplexed with data pins PMD<7:0>. The upper eight address bits are unaffected and are presented on PMA<15:8>. Note, PMA15 is not available if PMCS2 is enabled and PMA14 is not available if PMCS1 is enabled. The PMA<0> pin is used as an Address Latch, and presents the Address Latch Low enable strobe (PMALL). PMA<7:1> are available as general purpose I/O pins. Partial Multiplexed mode is selected by configuring bits ADRMUX<1:0> = 00.

FIGURE 20-4: PARTIAL MULTIPLEXED ADDRESSING



20.2.14 FULL MULTIPLEXED MODE (8-BIT DATA PINS)

In 8-bit Full Multiplexed mode, the entire 16 bits of the address are multiplexed with the data pins on PMD<7:0>. The PMA<0> and PMA<1> pins are used to present Address Latch Low enable (PMALL) and Address Latch High enable PMALH strobes, respectively. Pins PMA<13:2> are not used as address pins and can be used as general purpose I/O pins. In the event address bits PMA15 or PMA14 are configured as Chip Selects, the corresponding address PMADDR<15> and bits PMADDR<14> are automatically forced = 0. Full 8-bit Multiplexed mode is selected by configuring bits ADRMUX<1:0> (PMCON<12:11>) = 10.

FIGURE 20-5: F

FULL MULTIPLEXED ADDRESSING (8-BIT BUS)



20.2.15 FULL MULTIPLEXED MODE (16-BIT DATA PINS)

In Full 16-bit Multiplexed mode, the entire 16 bits of the address are multiplexed with the data pins on PMD<15:0>. Pins PMA<0> and PMA<1> provide Address Latch Low enable PMALL and Address Latch High enable PMALH strobes, respectively, and at the same time. Pins PMA<13:2> are not used as address pins and can be used as general purpose I/O pins. In the event address bits PMA15 or PMA14 are configured as Chip Selects, the corresponding address bits PMADDR<15> and PMADDR<14> are automatically forced = 0. Full 16-bit Multiplexed mode is selected by configuring bits:

ADRMUX<1:0>(PMCON<12:11>) = 11

FIGURE 20-6: FULL MULTIPLEXED ADDRESSING (16-BIT BUS)



20.2.16 ADDRESSING CONSIDERATIONS

PMCS2 and PMCS1 Chip Select pins share functionality with address lines A15 and A14. It is possible to enable both PMCS2 and PMCS1 as Chip Selects, or enable only PMCS2 as a Chip Select, allowing PMCS1 to function strictly as address line A14. It is not possible to enable only PMCS1. When configured as Chip Selects, a 1 must be written into bit position 15 or 14 of the PMADDR register in order for PMCS2 or PMCS1 to become active during a read or write operation. Failing to write a 1 to PMCS2 or PMCS1 does not prevent address pins PMA<13:0> from being active as the specified address appears, however, no Chip Select signal will be active.

| Note: | | | Auto-Increi and PMCS | | | |
|-------|--|------|-------------------------|----|-----|----|
| | ipate and must be controlled by the user's | | | | | |
| | softwar | e by | writing | to | '1' | to |
| | PMADDR<15:14> explicitly. | | | | | |

Disabling one or both Chip Selects PMCS2 and PMCS1 makes these pins available as address lines A15 and A14.

Full Multiplexed In mode. address bits PMADDR<15:0> are multiplexed with the data bus and in the event address bits PMA15 or PMA14 are configured as Chip Selects, the corresponding PMADDR<15:14> address bits are automatically forced = 0. Disabling one or both PMCS2 and PMCS1 makes these bits available as address bits PMADDR<15:14>.

In any of the Master mode multiplexing schemes, disabling both Chip Select pins PMCS2 and PMCS1 requires the user to provide Chip Select line control through some other I/O pin under software control. See Figure 20-7.

FIGURE 20-7: PMP CHIP SELECT ADDRESS MAPPING (DEMULTIPLEXED AND PARTIAL MULTIPLEXED MODES) PMCS2, CS1 PMCS2, A14 A15, A14, IO-pir

| 0xFFFF | PI | MCS2 | 2, CS | 1 | F | MCS | 2, A1 | 4 | | A15, | A14, | IO-pin |
|--------|---------------------------------------|-------|-------|---|--------------------------------------|-------|-------|---|-------------------------------------|------|------|--------|
| 0xFFFF | Both Devices Selected (INVALID) | 1 | 1 | | Device - —Selected- – | 1 | 1 | | Device Selected | 1 | 1 | 1 |
| 0x8000 | Device 2 Selected PMCS2 = 1 | 1 | 0 | | PMCS2 = 1 | 1 | 0 | | IOpin = 1 | 1 | 0 | 1 |
| 0x4000 | Device 1 Selected PMCS1 = 1 | 0 | 1 | | No Device | 0 | 1 | | | 0 | 1 | 1 |
| 0x0000 | No Device Selected | 0 | 0 | | Selected | 0 | 0 | | | 0 | 0 | 1 |
| 2 | 2 - Chip Selects 2 - 16K Address F | Range | es | | 1 - Chip Select 1 - 32K Address I | Range |) | s | IO-pin = Softwar 1 - 64K Address | | | CS |

20.3 Master Mode Timing

A PMP Master mode cycle time is defined as the number of PBCLK cycles required by the PMP to perform a read or write operation and is dependent on PBCLK clock speed, PMP address/data multiplexing modes and the number of PMP wait states, if any. Refer to the PIC32MX Family Reference Manual, PMP Chapter, for various timing diagrams. For specific setup and hold timing characteristics, refer to **Section 30.2 "AC Characteristics and Timing Parameters"** in this data sheet.

A PMP master mode read or write cycle is initiated by accessing (reading or writing) the PMDIN register. **Section TABLE 20-7: "PMP Read/Write Cycle Times"** below provides a summary of read and write PMP cycle times for each multiplex configuration.

The actual data rate of the PMP (the rate which user's code can perform a sequence of read or write operations) will be highly dependent on several factors:

- a user's application code content
- · code optimization level
- internal bus activity
- other factors relating to the instruction execution speed.
 - **Note:** During any Master mode read or write operation, the busy flag will always deassert 1 peripheral bus clock cycle (T_{PBCLK}) , before the end of the operation, including Wait states. The user's application must check the status of the busy flag to ensure it is = 0 before initiating the next PMP operation.

| | Address/Data Multiplex Configuration | ADRMUX bit | PMP Cycle Time (PBCLK cycles) | |
|--------------------------------|--------------------------------------|------------|----------------------------------|-------|
| | | settings | Read | Write |
| Demultiplexed | | 00 | 2 | 3 |
| Partial Multiplex | | 01 | 5 | 6 |
| Full Multiplexed (8-bit data) | | 10 | 8 | 9 |
| Full Multiplexed (16-bit data) | | 11 | 5 | 6 |
| Note: | Wait states are not enabled | | | |

TABLE 20-7: PMP READ/WRITE CYCLE TIMES

20.3.1 MASTER PORT CONFIGURATION

The Master mode configuration is determined primarily by the interface requirements to the external device. Address multiplexing, control signal polarity, data width and Wait states typically dictate the specific configuration of the PMP master port.

The following illustrates example settings for Master Mode 2 operation:

- Select Master Mode 2 -MODE<1:0> (PMMODE<9:8>) = 10.
- Select 16-bit Data mode -MODE16 (PMMODE<10>) = 1.
- Select partial multiplexed addressing -ADRMUX<1:0> (PMCON<12:11>) = 01.
- Select auto-address increment -INCM<1:0> (PMMODE<12:11>) = 01.
- Enable Interrupt Request mode -IRQM<1:0> (PMMODE<14:13>) = 01.
- Enable PMRD strobe -PTRDEN (PMCON<8>) = 1.
- Enable PMWR strobe -PTWREN (PMCON<9>) = 1.
- Enable PMCS2 and PMCS1 Chip Selects -CSF (PMCON<7:6>) = 10.
- Select PMRD "active-low" pin polarity -RDSP (PMCON<0>) = 0.

- Select PMWR "active-low" pin polarity -WRSP (PMCON<1>) = 0.
- Select PMCS2, PMCS1 "active-low" pin polarity -CS2P (PMCON<4>) = 0 and CS1P (PMCON<3>) = 0.
- Select 1 wait cycle for data setup -WAITB<1:0>(PMMODE<7:6>) = 00.
- Select 2 wait cycles to extend PMRD/PMWR WAITM<3:0>(PMMODE<5:2>) = 01.
- Select 1 wait cycle for data hold -WAITB<1:0>(PMMODE<1:0>) = 00.
- Enable upper 8 PMA<15:8> address pins -PMAEN<15:8> = 1 (lower 8 can be used as general purpose I/O).

20.3.2 MASTER PORT INITIALIZATION

The Master mode initialization properly prepares the PMP port for communicating with an external device.

The following steps should be performed to properly configure the PMP port:

- If interrupts are used, disable the PMP interrupt by clearing the interrupt enable bit PMPIE (IEC1<2>) = 0.
- Stop and reset the PMP module by clearing the control bit ON (PMCON<15>) = 0.
- 3. Configure the desired settings in the PMCON, PMMODE and PMAEN control registers.

- 4. If interrupts are used:
 - a) Clear interrupt flag bit PMPIF (IFS1<2>) = 0.
 - b) Configure the PMP interrupt priority bits PMPIP<2:0> (IPC7<4:2>) and interrupt sub priority bits PMPIS (IPC7<1:0>.
 - c) Enable PMP interrupt by setting interrupt enable bit PMPIE = 1.
- 5. Enable the PMP master port by setting control bit ON = 1.

| EXAMPLE 20-1: F | PARALLEL MASTER PORT INITIALIZATION |
|-----------------|-------------------------------------|
|-----------------|-------------------------------------|

| <pre>IEC1CLR = 0x0004;</pre> | //Disable PMP int |
|------------------------------|--|
| $PMCON = 0 \times 0 BC0;$ | //Stop and Configure |
| PMMODE = 0x2A04; | //Config PMMODE reg |
| <pre>PMAEN = 0xFF00;</pre> | //Config PMAEN reg |
| IPC7SET = 0x001C; | //Priority level=7 |
| IPC7SET = 0x0003; | //subpriority=3 //Same as //IPC7SET=0x001F |
| IFS1CLR = 0x0004; | //Clear PMP flag |
| IEC1SET = 0x0004; | //Enable PMP int |
| PMCONSET = 0x8000; | //Enable PMP |
| PMADDR = 0x4000; | //Set external address |
| PMDIN = 0x1234; | //Write to device |

20.3.3 READ OPERATION

To perform a read on the parallel bus, the user reads the PMDIN register. The effect of reading the PMDIN register retrieves the current value and causes the PMP to activate the Chip Select lines and the address bus. The read line PMRD is strobed and the new data is latched into the PMDIN register, making it available for the next time the PMDIN register is read. Note: The read data obtained from the PMDIN register is actually the read value from the previous read operation. Hence, the first user read will be a dummy read to initiate the first bus read and fill the read register. Also, the requested read value will not be ready until after the BUSY bit is observed low. Therefore, in a back-to-back read operation, the data read from the register will be the same for both reads. The next read of the register will yield the new value.

Refer to the PIC32MX3XX/4XX Reference Manual for a detailed description of the read operation and illustrated example.

20.3.4 WRITE OPERATION

To perform a write onto the parallel port, the user writes to the PMDIN register (same register used for a read operation). This causes the module to first activate the Chip Select lines and the address bus. The write data from the PMDIN register is placed onto the PMD data bus and the write line PMPWR is strobed.

20.3.5 PARALLEL MASTER PORT STATUS

In addition to the PMP interrupt, a BUSY bit is provided to indicate the status of the module. This bit is only used in Master modes.

While any read or write operation is in progress, the BUSY bit is set for all but the very last peripheral bus cycle of the operation. While the bit is set, any request by the user to initiate a new operation will be ignored (i.e., writing or reading the PMDIN register will not initiate either a read nor a write).

EXAMPLE 20-2: POLLING THE BUSY FLAG

```
/*An generic C example PMP write function
    utilizing the BUSY bit.
*/
pmpWrite(unsigned int value)
{
    while(PMMODE & 0x8000); // PMP busy?
    PMDIN = value; // perform write
}
/*An MPLAB C32 example PMP write function
    utilizing BUSY bit.
*/
pmpWrite(unsigned int value)
{
    while(PMMODEbits.BUSY); // PMP busy?
    PMDIN = value; // perform write
}
```

In most applications, the PMP's Chip Select pin(s) provide the Chip Select interface and are under the timing control of the PMP module. However, some applications may require the PMP Chip Select pin(s) not be configured as a Chip Select, but as a high-order address line, such as PMA<14> or PMA<15>. In this situation, the application's Chip Select function must be provided by an available I/O port pin under software control. In these cases, it is especially important that the user's software poll the BUSY bit to ensure any read or write operation is complete before de-asserting the software controlled Chip Select.

The following example illustrates a common technique.

If a large number of wait-states are used, or if the PBCLK clock is operating slower than the SYSCLK clock, it is possible for the PMP module to be in the process of completing a read or write operation when the next CPU instruction is attempting to read or write the PMP module. For this reason, it is highly recommended that the PMP's BUSY bit be checked prior to any read or write operation and any user operation that modifies the PMADDR address register. See the following code example.

Note: During any Master mode read or write operation, the busy flag will always deassert 1 peripheral bus clock cycle (T_{PBCLK}), before the end of the operation, including Wait states.

EXAMPLE 20-3: POLLING THE BUSY FLAG AND SOFTWARE CONTROLLED CHIP SELECT

```
/* An generic C example PMP write function
   utilizing PORTD.RD1 as an active low
   Chip Select and the BUSY bit.
* /
pmpWrite(unsigned int value)
{
   PORTDCLR = 0x0002; //CS enabled
   while(PMMODE & 0x8000); // PMP busy?
   PMDIN = value; //perform write
   while(PMMODE & 0x8000); //wait for PMP
   PORTDSET = 0x0002; //CS disabled
}
/\,\star\, An MPLAB C32 example PMP write function
   utilizing PORTD.RD1 as an active low
   Chip Select and the BUSY bit.
* /
pmpWrite(unsigned int value)
{
   PORTDCLR = 0x0002; //CS enabled
   while(PMMODEbits.BUSY); // PMP busy?
   PMDIN = value; // perform write
   while(PMMODEbits.BUSY); // wait for PMP
   PORTDSET = 0x0002; //CS disabled
}
```

20.3.6 SLAVE MODE

20.3.6.1 Considerations for Slave Mode

- Do not enable or disable the module during any read or write operation
- Because of the asynchronous nature of the read and write operations, it is highly recommended that the user rely on the PSP status bits prior to any read or write operation.

The PMP module provides 8-bit (byte) legacy Parallel Slave Port functionality as well as new Buffered and Addressable Slave modes.

20.3.7 MODE SELECTION

The three Master modes are selected using MODE<1:0> bits (PMCON<9:8>). Legacy Slave mode is selected by configuring MODE<1:0> bits = 00; Buffered and Addressable Slave modes are selected by configuring MODE<1:0> = 01. Additionally, Buffered Slave mode requires bits INCM<1:0> (PMMODE<12:11>) = 11.

TABLE 20-8: Slave Mode Selection

| Slave Mode | PMCON MODE<1:0> | PMMODE INCM<1:0> |
|-------------|--------------------|---------------------|
| Legacy | 00 | x = don't care |
| Buffered | 00 | 11 |
| Addressable | 01 | x = don't care |

All Slave modes support 8-bit data only and the associated module control pins are automatically dedicated to the module when any of these modes are selected. The user only need to configure the polarity of the PMCS1, PMRD and PMWR signals.

TABLE 20-9: Slave Mode Pin Polarity Configuration

| CONTROL PIN | PMCON Control Bit | Active-High Select | Active-Low Select |
|----------------|----------------------|-----------------------|----------------------|
| PMRD | RDSP | 1 | 0 |
| PMWR | WRSP | 1 | 0 |
| PMCS1 | CS1P | 1 | 0 |

20.3.8 LEGACY PARALLEL SLAVE MODE

In Legacy Slave mode, an external device can asynchronously read and write data using the 8-bit data bus PMD<7:0>, the read PMRD, write PMWR, and chip-select PMCS1 inputs.

Figure 20-8: Legacy Slave Mode Interface



20.3.9 LEGACY SLAVE CONFIGURATION

The Legacy Slave mode configuration is determined automatically and dedicated to the PSP module when the Legacy Slave mode is selected. The user only need to configure the polarity of the PMCS1, PMRD and PMWR signals.

The following example illustrates which control bits are to be set for Legacy Slave mode configuration:

- Configure Legacy Slave mode bits -MODE<1:0> (PMMODE<9:8>) = 00
- Select PMRD "active-low" pin polarity -RDSP (PMCON<0>) = 0.
- Select PMWR "active-low" pin polarity -WRSP (PMCON<1>) = 0.
- Select PMCS2, PMCS1 "active-low" pin polarity -CS2P (PMCON<4>) = 0 and CS1P (PMCON<3>) = 0.

20.3.10 SLAVE PORT INITIALIZATION

The Legacy Slave mode initialization properly prepares the PMP port for communicating with an external master device.

- If interrupts are used, disable the PMP interrupt by clearing the interrupt enable bit PMPIE (IEC1<2>) = 0.
- Stop and reset the PMP module by clearing the control bit ON (PMCON<15>) = 0.
- 3. Configure the desired settings in the PMCON and PMMODE control registers.
- 4. If interrupts are used:
 - a) Clear interrupt flag bit PMPIF (IFS1<2>) = 0.
 - b) Configure the PMP interrupt priority bits PMPIP<2:0> (IPC7<4:2>) and interrupt sub priority bits PMPIS (IPC7<1:0>.
 - c) Enable PMP interrupt by setting interrupt enable bit PMPIE = 1.
- Enable the PMP slave port by setting control bit ON = 1.

EXAMPLE 20-4: EXAMPLE CODE: LEGACY PARALLEL SLAVE PORT INITIALIZATION

| $IEC1CLR = 0 \times 0004$ | //Disable PMP int |
|------------------------------|--|
| $PMCON = 0 \times 0000$ | //Stop and Configure |
| $PMMODE = 0 \times 0000$ | //Config PMMODE |
| <pre>IPC7SET = 0x001C;</pre> | //Priority level=7 |
| IPC7SET = 0x0003; | <pre>//subpriority =3 //Same as //IPC7SET=0x001F</pre> |
| IFS1CLR = 0x0004; | //Clear PMP flag |
| IEC1SET = 0x0004; | //Enable PMP int |
| PMCONSET = 0x8000; | //Enable PMP |
| | |

20.3.11 Buffered Slave Mode

Buffered Parallel Slave Port mode is functionally identical to the Legacy Parallel Slave Port mode with one exception: the implementation of 4-level read and write buffers. Buffered Slave mode is enabled by setting the PMMODE<INCM1:INCM0> bits to '11'. When the Buffered mode is active, the module uses the PMDIN register as write buffers and the PMDOUT register as read buffers, with respect to the master device. Each register is divided into four 8-bit buffer registers, four read buffers in PMDOUT and four write buffers in PMDIN. Buffers are numbered 0 through 3, starting with the lower byte <7:0> and progressing upward through the high byte <31:24>.



FIGURE 20-9: PARALLEL MASTER/SLAVE CONNECTION BUFFERED

20.3.12 BUFFERED SLAVE CONFIGURATION

The Buffered Slave mode configuration is determined automatically and dedicated to the PMP module when the Buffered Slave mode is selected. The user only need to configure the polarity of the PMCS1, PMRD and PMWR signals.

The following example illustrates which control bits are to be set for Buffered Slave mode configuration:

 Configure Buffered Slave mode bits -MODE<1:0> (PMMODE<9:8>) = 00 and INCM<1:0> (PMMODE<12:11>) = 11.

- Select PMRD "active-low" pin polarity -RDSP (PMCON<0>) = 0.
- Select PMWR "active-low" pin polarity -WRSP (PMCON<1>) = 0.
- Select PMCS2, PMCS1 "active-low" pin polarity -CS2P (PMCON<4>) = 0 and CS1P (PMCON<3>) = 0.

20.3.13 BUFFERED SLAVE MODE INITIALIZATION

The Buffered Slave mode initialization properly prepares the PSP port for communicating with an external master device.

The following steps should be performed to properly configure the PSP port:

- If interrupts are used, disable the PMP interrupt by clearing the interrupt enable bit PMPIE (IEC1<2>) = 0.
- 2. Stop and reset the PMP module by clearing the control bit ON (PMCON<15>) = 0.

- 3. Configure the desired settings in the PMCON and PMMODE control registers.
- 4. If interrupts are used:
 - a) Clear interrupt flag bit PMPIF (IFS1<2>) = 0.
 - b) Configure the PMP interrupt priority bits PMPIP<2:0> (IPC7<4:2>) and interrupt sub priority bits PMPIS (IPC7<1:0>.
 - c) Enable PSP interrupt by setting interrupt enable bit PMPIE = 1.
- Enable the PMP slave port by setting control bit ON = 1.

EXAMPLE 20-5: BUFFERED PARALLEL SLAVE MODE INITIALIZATION

| $IEC1CLR = 0 \times 0004$ | //Disable PMP |
|---------------------------|--|
| $PMCON = 0 \times 0000$ | //Stop and Configure |
| PMMODE = 0x1800 | //Configure PMMODE |
| IPC7SET = 0x001C; | //Priority level=7 |
| IPC7SET = 0x0003; | //subpriority=3 //Same as //IPC7SET=0x001F |
| IFS1CLR = 0x0004; | //Clear PMP flag |
| IEC1SET = 0x0004; | //Enable PMP int |
| PMCONSET = 0x8000; | //Enable PMP |

20.3.14 ADDRESSABLE SLAVE MODE

In the Addressable Parallel Slave Port mode, the module is configured with two extra inputs, PMA<1:0>. This makes the 4-byte buffer space directly addressable as fixed pairs of read and write buffers. As with Buffered Legacy mode, data is output from register PMDOUT and is input to register PMDIN. Table 20-10 shows the address resolution for the incoming address to the input and output registers.

TABLE 20-10: SLAVE MODE BUFFER ADDRESSES

| PMA<1:0> | Output Register PMDOUT (Buffer) | Input Register PMDIN (Buffer) |
|----------|---------------------------------------|----------------------------------|
| 00 | <7:0> (0) | <7:0> (0) |
| 01 | <15:8> (1) | <15:8> (1) |
| 10 | <23:16> (2) | <23:16> (2) |
| 11 | <31:24> (3) | <31:24> (3) |

FIGURE 20-10: PARALLEL MASTER/SLAVE CONNECTION ADDRESSABLE BUFFER



20.3.15 ADDRESSABLE SLAVE CONFIGURATION

The Addressable Slave mode configuration is determined automatically and dedicated to the PSP module when the Addressable Slave mode is selected. The user only need to configure the polarity of the PMCS1, PMRD and PMWR signals.

The following example illustrates which control bits are to be set for Addressable Slave mode configuration:

- Configure Addressable Slave mode bits MODE<1:0> (PMMODE<9:8>) = 01
- Select PMRD "active-low" pin polarity RDSP (PMCON<0>) = 0
- Select PMWR "active-low" pin polarity WRSP (PMCON<1>) = 0
- Select PMCS2, PMCS1 "active-low" pin polarity CS2P(PMCON<4>)=0 and CS1P(PMCON<3>)=0

20.3.16 ADDRESSABLE SLAVE PORT INITIALIZATION

The Addressable Slave mode initialization properly prepares the PSP port for communicating with an external master device.

The following steps should be performed to properly configure the PSP port:

- If interrupts are used, disable the PMP interrupt by clearing the interrupt enable bit PMPIE (IEC1<2>) = 0.
- Stop and reset the PMP module by clearing the control bit ON (PMCON<15>) = 0.
- 3. Configure the desired settings in the PMCON and PMMODE control registers.
- 4. If interrupts are used:
 - a) Clear interrupt flag bit PMPIF (IFS1<2>) = 0.
 - b) Configure the PMP interrupt priority bits PMPIP<2:0> (IPC7<4:2>) and interrupt sub priority bits PMPIS (IPC7<1:0>.
 - c) Enable PSP interrupt by setting interrupt enable bit PMPIE = 1.
- Enable the PMP slave port by setting control bit ON = 1.

| IEC1CLR = 0x0004 | //Disable PMP int |
|-------------------------|----------------------|
| $PMCON = 0 \times 0000$ | //Stop and Configure |
| PMMODE = 0x0100 | //Config PMMODE |
| IPC7SET = 0x001C; | //Priority level=7 |
| IPC7SET = 0x0003; | //subpriority=3 |
| | //Same as |
| | //IPC7SET=0x001F |
| IFS1CLR = 0x0004; | //Clear PMP int flag |
| IEC1SET = 0x0004; | //Enable PMP int |
| PMCONSET = 0x8000; | //Enable PMP module |
| | |

20.4 PMP Interrupts

The PMP module has the ability to generate the following types of interrupts reflecting the events that occur during data transfers.

Master mode:

• Interrupt on every read and write operation.

Legacy Slave mode:

· Interrupt on every read and write byte

Buffered Slave mode:

- · Interrupt on every read and write byte
- Interrupt on read or write byte of Buffer 3 (PMDOUT<31:24>)

Addressable Slave mode:

- Interrupt on every read and write byte
- Interrupt on read or write byte of Buffer 3 (PMDOUT<31:24>), PMA<1:0> = 11

The PMP module is enabled as a source of interrupt using the PMP interrupt enable bit:

• PMPIE (IEC1<2>).

The interrupt priority level and subpriority level bits must also be configured:

- PMPIP<2:0> (IPC7<4:2>)
- PMPIS<1:0> (IPC7<1:0>)
- The PMP interrupt status flag, PMPIF (IFS1<2>) is typically cleared by the user's software in the ISR.

Below is a partial code example of an ISR.

Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.

© 2008 Microchip Technology Inc.

EXAMPLE 20-7: PMP MODULE INTERRUPT INITIALIZATION

```
/*
   The following code example illustrates a PMP interrupt configuration.
   When the PMP interrupt is generated, the CPU will branch to the vector
   assigned to PMP interrupt.
* /
   // Configure PMP for desired mode of operation
    . . .
    // Configure the PMP interrupts
   IPC7SET = 0x0014;
                          // Set priority level=5
   IPC7SET = 0x0003;
                         // Set subpriority level=3
                          // Could have also done this in single
                          // operation by assigning IPC7SET = 0x0017
                         // Clear the PMP interrupt status flag
   IFS1CLR = 0 \times 0002;
   IEC1SET = 0x0002;
                        // Enable PMP interrupts
   PMCONSET = 0 \times 8000;
                         // Enable PMP module
```

```
EXAMPLE 20-8: PMP ISR
```

```
/*
   The following code example demonstrates a simple interrupt
   service routine for PMP interrupts. The user's code at this
   vector should perform any application specific operations and must
   clear the PMP interrupt status flag before exiting.
*/
void __ISR(_PMP_VECTOR, ip15) PMP_Interrupt_ISR(void)
{
    ... perform application specific operations in response to the interrupt
   IFS1CLR = 0x00002; // Be sure to clear the PMP interrupt status
    // flag before exiting the service routine.
}
```

| Note: | The PMP ISR code example shows | | | | | | |
|-------|--|--|--|--|--|--|--|
| | MPLAB [®] C32 C compiler-specific syntax. | | | | | | |
| | Refer to your computer manual regarding | | | | | | |
| | support for ISRs. | | | | | | |

20.5 I/O Pin Control

| I/O Pin Name | De- multiplex | Partial Multiplex | Full Multiplex | Functional Description |
|-----------------|--------------------|----------------------|--------------------|-------------------------------------|
| PMPCS2 / PMA15 | Yes ⁽²⁾ | Yes ⁽²⁾ | Yes ⁽²⁾ | PMP Chip Select 2 / Address A15 |
| PMPCS1 / PMA14 | Yes ⁽²⁾ | Yes ⁽²⁾ | Yes ⁽²⁾ | PMP Chip Select 1 / Address A14 |
| PMA<13:2> | Yes ⁽²⁾ | Yes ⁽³⁾ | No ⁽¹⁾ | PMP Address A13A2 |
| PMA1 / PMALH | No ⁽¹⁾ | No ⁽¹⁾ | Yes ⁽⁴⁾ | PMP Address A1 / Address Latch High |
| PMA0 / PMALL | No ⁽¹⁾ | Yes ⁽²⁾ | Yes ⁽⁴⁾ | PMP Address A0 / Address Latch Low |
| PMRD / PMWR | Yes | Yes | Yes | PMP Read / Write Control |
| PMWR / PMENB | Yes | Yes | Yes | PMP Write / Enable Control |
| PMD<15:0> | Yes ⁽⁵⁾ | Yes ⁽⁵⁾ | Yes ⁽⁵⁾ | PMP Bidirectional Data Bus D15D0 |

Note: 1. "No" indicates the pin is not required and is available as a general purpose I/O pin when the corresponding PMAEN bit is cleared, = 0.

2. Depending on the application, not all PMA<15:0> or CS2, CS1 may be required.

3. When Partial Multiplex mode is selected (ADDRMUX<1:0> = 01), the lower 8 Address lines are multiplexed with PMD<7:0>, PMA<0> becomes (PMALL) and PMA<7:1> are available as general purpose I/O pins.

4. When Full Multiplex mode is selected (ADDRMUX<1:0> = 10 or 11), all 16 Address lines are multiplexed with PMD<15:0>, PMA<0> becomes (PMALL), PMA<1> becomes (PMALH) and PMA<13:2> are available as general purpose I/O pins.

5. If MODE16 = 0, then only PMD<7:0> are required. PMD<15:8> are available as general purpose I/O pins.

6. Data pins PMD<15:0> are available on 100-pin PIC32MX3XX/4XX devices and larger. For all other device variants, only pins PMD<7:0> are available.

When enabling any of the PMP module for Slave mode operations, the PMPCS1, PMRD, PMWR control pins, PMD<7:0> data pins and PMA<1:0> address pins are automatically enabled and configured. The user is however responsible for selecting the appropriate polarity for these control lines.

| I/O Pin Name | Legacy | Buffered | Addressable | Functional Description |
|----------------|--------------------|--------------------|--------------------|-----------------------------|
| PMPCS1 / PMA14 | Yes | Yes | Yes | Chip Select |
| PMA1 / PMALH | No ⁽¹⁾ | No ⁽¹⁾ | Yes | Address A1 |
| PMA0 / PMALL | No ⁽¹⁾ | No ⁽¹⁾ | Yes | Address A0 |
| PMRD / PMWR | Yes | Yes | Yes | Read Control |
| PMWR / PMENB | Yes | Yes | Yes | Write Control |
| PMD<7:0> | Yes ⁽²⁾ | Yes ⁽²⁾ | Yes ⁽²⁾ | Bidirectional Data Bus D7D0 |

TABLE 20-12: REQUIRED I/O PIN RESOURCES FOR SLAVE MODES

Note: 1. "No" indicates the pin is not required and is available as a general purpose I/O pin when the corresponding PMAEN bit is cleared, = 0.

 Slave modes use PMD<7:0> only. Pins PMD<15:8> are available as general purpose I/O pins. Control bit MODE16 (PMMODE<10>) is ignored.

20.5.1 I/O PIN CONFIGURATION

The following table provides a summary of settings required to enable the I/O pin resources used with this module. The PMAEN register controls the functionality of pins PMA<15:0>. Setting any PMAEN bit = 1 configures the corresponding PMA pin as an address line. Those bits set = 0 remain as general purpose I/O pins.

| | | Required Settings for Module Pin Control | | | | | |
|------------------------|-------------------------|---|----------------------------|------|-------------|-------------------------------|--------------------------------------|
| I/O Pin Name | Required ⁽¹⁾ | Module Control | Bit Field | TRIS | Pin Type | Buffer Type ⁽²⁾ | Description |
| PMPCS2 / PMA15 | Yes | ON | CSF<1:0>, CS2, PTEN15 | — | 0 | ST/TTL | PMP Chip Select 2 / Address A15 |
| PMPCS1 / PMA14 | Yes | ON | CSF<1:0>, CS1 PTEN14 | — | 0 | ST/TTL | PMP Chip Select 1 / Address A14 |
| PMA<13:2> | Yes | ON | PTEN<13:2> | _ | 0 | ST/TTL | PMP Address A13A2 |
| PMA1 / PMALH | Yes | ON | PTEN<1> | — | I,O | ST/TTL | PMP Address A1 / Address Latch Hi |
| PMA0 / PMALL | Yes | ON | PTEN<0> | — | I,O | ST/TTL | PMP Address A0 / Address Latch Lo |
| PM <u>RD</u> / PMWR | Yes | ON | PTRDEN | — | 0 | ST/TTL | PMP Read / Write Control |
| PMWR / PMENB | Yes | ON | PTWREN | — | 0 | ST/TTL | PMP Write / Enable Control |
| PMD<15:0> | Yes | ON | MODE16, ADRMUX<1:0> | | I,O | ST/TTL | PMP Bidirectional Data Bus D15D0 |

TABLE 20-13: I/O PIN CONFIGURATION

Legend: TTL = TTL compatible input or output, ST = Schmitt Trigger input with CMOS levels, I = Input, O = Output

Note: 1. Depending on the PMP mode and the user's application, these pins may not be required. If not enabled, these pins can be used as general purpose I/O.

2. Default buffer type is ST.
21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The PIC32MX Real-Time Clock and Calendar (RTCC) module is intended for applications where accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

Following are some of the key features of this module:

- Time: Hours, Minutes and Seconds
- 24-Hour Format (Military Time)
- Visibility of One-Half-Second Period
- Provides Calendar: Weekday, Date, Month and Year

- Alarm Intervals are configurable for Half of a Second, One Second, 10 Seconds, One Minute, 10 Minutes, One Hour, One Day, One Week, One Month and One Year
- Alarm Repeat with Decrementing Counter
- Alarm with Indefinite Repeat: Chime
- Year Range: 2000 to 2099
- Leap Year Correction
- BCD Format for Smaller Firmware Overhead
- Optimized for Long-Term Battery Operation
- Fractional Second Synchronization
- User Calibration of the Clock Crystal Frequency with Auto-Adjust
- Calibration Range: ±0.66 Seconds Error per Month
- Calibrates up to 260 ppm of Crystal Error
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC pin



FIGURE 21-1: RTCC BLOCK DIAGRAM

21.1 RTCC Registers

TABLE 21-1: RTCC SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------------|-------|--|--|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_0200 | RTCCON | 31:24 | - | - | — | _ | — | - | CAL | <9:8> |
| | | 23:16 | | | • | CAL | <7:0> | | | |
| | | 15:8 | ON | FRZ | SIDL | — | — | — | — | — |
| | | 7:0 | RTSECSEL | RTCCLKON | — | — | RTCWREN | RTCSYNC | HALFSEC | RTCOE |
| BF80_0204 | RTCCONCLR | 31:0 | | Write | clears select | ed bits in RTC | CON, read yie | lds undefined | value | |
| BF80_0208 | RTCCONSET | 31:0 | | Writ | e sets selecte | d bits in RTCC | ON, read yield | ds undefined v | alue | |
| BF80_020C | RTCCONINV | 31:0 | | Write | inverts select | ed bits in RTC | CON, read yie | lds undefined | value | |
| BF80_0210 | RTCALRM | 31:24 | - | — | _ | - | — | — | - | _ |
| | | 23:16 | — | | — | — | — | | _ | _ |
| | | 15:8 | ALRMEN | CHIME | PIV | ALRMSYNC | | AMAS | K<3:0> | |
| | | 7:0 | | | • | ARPT | <7:0> | | | |
| BF80_0214 | RTCALRMCLR | 31:0 | Write clears selected bits in RTCALRM, read yields undefined value | | | | | | value | |
| BF80_0218 | RTCALRMSET | 31:0 | | Write sets selected bits in RTCALRM, read yields undefined value | | | | | | |
| BF80_021C | RTCALRMINV | 31:0 | | Write | inverts selecte | ed bits in RTC/ | ALRM, read yie | elds undefined | value | |
| BF80_0220 | RTCTIME | 31:24 | | HR10 | <3:0> | | | HR01 | <3:0> | |
| | | 23:16 | | MIN10 |)<3:0> | | | MIN01 | 1<3:0> | |
| | | 15:8 | | SEC10 |)<3:0> | | | SEC0 ⁻ | 1<3:0> | |
| | | 7:0 | _ | _ | — | — | — | _ | | _ |
| BF80_0224 | RTCTIMECLR | 31:0 | | Write | clears selecte | ed bits in RTC | TIME, read yie | lds undefined | value | |
| BF80_0228 | RTCTIMESET | 31:0 | | Write | e sets selecte | d bits in RTCT | IME, read yiel | ds undefined v | /alue | |
| BF80_022C | RTCTIMEINV | 31:0 | | Write | inverts select | ed bits in RTC | TIME, read yie | elds undefined | value | |
| BF80_0230 | RTCDATE | 31:24 | | YEAR1 | 0<3:0> | | | YEARC |)1<3:0> | |
| | | 23:16 | | MONTH | 10<3:0> | | | MONTH | 01<3:0> | |
| | | 15:8 | | DAY10 |)<3:0> | | | DAY0' | 1<3:0> | |
| | | 7:0 | _ | — | — | — | | WDAY |)1<3:0> | |
| BF80_0234 | RTCDATECLR | 31:0 | | Write | clears selecte | ed bits in RTCI | DATE, read yie | lds undefined | value | |
| BF80_0238 | RTCDATESET | 31:0 | | Write | e sets selected | d bits in RTCD | ATE, read yiel | ds undefined v | value | |
| BF80_023C | RTCDATEINV | 31:0 | | Write | inverts selecte | ed bits in RTCI | DATE, read yie | elds undefined | value | |
| BF80_0240 | ALRMTIME | 31:24 | | HR10 | <3:0> | | | HR01 | <3:0> | |
| | | 23:16 | | MIN10 |)<3:0> | | | MIN01 | 1<3:0> | |
| | | 15:8 | | SEC10 | 0<3:0> | | | SEC0 ⁻ | 1<3:0> | |
| | | 7:0 | — | _ | — | — | — | — | — | _ |
| BF80_0244 | ALRMTIMCLR | 31:0 | | Write | clears selecte | d bits in ALRM | ITIME, read yie | elds undefined | l value | |
| BF80_0248 | ALRMTIMESET | 31:0 | | Write | sets selected | bits in ALRM | TIME, read yie | lds undefined | value | |
| 3F80_024C | ALRMTIMEINV | 31:0 | | Write i | nverts selecte | d bits in ALRM | ITIME, read yi | elds undefined | d value | |
| BF80_0250 | ALRMDATE | 31:24 | — | | | | _ | | | |
| | | 23:16 | | MONTH | 10<3:0> | | | MONTH | 01<3:0> | |
| | | 15:8 | | DAY10 |)<3:0> | | | DAY0' | 1<3:0> | |
| | | 7:0 | _ | _ | _ | _ | | WDAY |)1<3:0> | |
| BF80_0254 | ALRMDATECLR | 31:0 | | Write | clears selected | d bits in ALRM | DATE, read yi | elds undefined | d value | |
| BF80_0258 | ALRMDATESET | 31:0 | | Write | sets selected | bits in ALRME | DATE, read yie | lds undefined | value | |
| | ALRMDATEINV | 31:0 | İ | | | d bits in ALRM | | | | |

TABLE 21-2: RTCC INTERRUPT REGISTER SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1070 | IEC1 | 15:8 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE |
| BF88_1040 | IFS1 | 15:8 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF |
| BF88_1110 | IPC8 | 31:24 | _ | _ | _ | | RTCCIP<2:0> | | RTCCI | S<1:0> |

Note: This summary table contains partial register definitions that only pertain to the RTCC peripheral. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of these registers.

| | r-x | r-x | r-x | r-x | r-x | R/W-0 | R/W-0 | | | |
|---|---|---|--|--|---|---|---------------------|--|--|--|
| _ | — | _ | — | — | _ | CAL< | :9:8> | | | |
| oit 31 | | | | | | | bit 2 | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | CAL< | :7:0> | | | | | | |
| oit 23 | | | | | | | bit ? | | | |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x | | | |
| ON | FRZ | SIDL | | _ | _ | | _ | | | |
| oit 15 | | | | | | | bit | | | |
| | | | | | | | | | | |
| R/W-0 | R-0 | r-x | r-x | R/W-0 | R-0 | R-0 | R/W-0 | | | |
| RTSECSEL | RTCCLKON | | _ | RTCWREN | RTCSYNC | HALFSEC | RTCOE | | | |
| oit 7 | | | | | | | bit | | | |
| | | | | | | | | | | |
| egend: | | | | | | | | | | |
| R = Readable | | W = Writable | bit | P = Programr | nable bit | r = Reserved | bit | | | |
| J = Unimplem | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | 'n) | | | | | |
| | | | | | | | | | | |
| it 31-26 | Reserved: Wr | rite '0'; ignore | read | | | | | | | |
| oit 25-16 | CAL<9:0>: R | | | | | | | | | |
| | - | Contains a signed 10-bit integer value. | | | | | | | | |
| | | | - | | | | | | | |
| | 0111111111 | = Maximum po | - | ent, adds 511 R | TC clock pulse | es every one mi | inute | | | |
| | | | sitive adjustme | | | | | | | |
| | 0000000001= 0000000000= | = Minimum pos = No adjustme | sitive adjustme sitive adjustme nt | ent, adds 1 RTC | clock pulse ev | very one minute | 9 | | | |
| | 0000000001= 0000000000= | = Minimum pos = No adjustme | sitive adjustme sitive adjustme nt | | clock pulse ev | very one minute | 9 | | | |
| | 00000000001= 000000000000000 1111111111 | = Minimum pos = No adjustme = Minimum neg | sitive adjustme sitive adjustme nt gative adjustm | ent, adds 1 RTC ent, subtracts 1 | clock pulse ev | very one minute Ise every one n | e ninute | | | |
| nit 15 | 0000000000 000000000 1111111111 100000000 | = Minimum pos = No adjustme = Minimum neg = Minimum neg | sitive adjustme sitive adjustme nt gative adjustm | ent, adds 1 RTC | clock pulse ev | very one minute Ise every one n | e ninute | | | |
| bit 15 | 0000000001= 0000000000 111111111 10000000000 | = Minimum pos = No adjustme = Minimum neg = Minimum neg n bit | sitive adjustme sitive adjustme nt gative adjustm gative adjustm | ent, adds 1 RTC ent, subtracts 1 | clock pulse ev | very one minute Ise every one n | e ninute | | | |
| bit 15 | 0000000000 000000000 1111111111 100000000 | = Minimum pos = No adjustme = Minimum neg = Minimum neg n bit dule is enabled | sitive adjustme sitive adjustme nt gative adjustme gative adjustme | ent, adds 1 RTC ent, subtracts 1 | clock pulse ev | very one minute Ise every one n | e ninute | | | |
| oit 15 | 0000000001= 00000000000 111111111= 10000000000 | = Minimum pos = No adjustme = Minimum neg n bit dule is enabled dule is disable | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 | clock pulse ev | very one minute Ise every one n | e ninute | | | |
| | 0000000001= 0000000000 1111111111 10000000000 | = Minimum pos = No adjustme = Minimum neg n bit dule is enabled dule is disable N bit is only wri | sitive adjustme nt gative adjustme gative adjustme gative adjustme d d itable when RT | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 | clock pulse ev | very one minute Ise every one n | e ninute | | | |
| | 0000000001= 0000000000 1111111111 10000000000 | = Minimum pos = No adjustme = Minimum neg n bit dule is enabled dule is disable N bit is only wri n Debug Mode | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d d itable when RT e bit | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 CWREN = 1. | clock pulse ev RTC clock pu 12 clock pulse | very one minute Ise every one n | e ninute | | | |
| | 0000000001= 0000000000 111111111 10000000000 | = Minimum pos = No adjustme = Minimum neg n bit dule is enabled dule is disable N bit is only wri n Debug Mode ulator is in Deb | sitive adjustme nt gative adjustme gative adjustme gative adjustme d d itable when RT e bit bug mode, mode | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 | clock pulse ev RTC clock pu 12 clock pulse | very one minute Ise every one n | e ninute | | | |
| | 0000000001= 0000000000000000000000000 | = Minimum pos = No adjustme = Minimum neg n bit dule is enabled dule is disable N bit is only wri n Debug Mode ulator is in Deb ulator is in Deb | sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, moc oug mode, moc | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 CWREN = 1. dule freezes ope | Clock pulse ev RTC clock pu 12 clock pulse clock pulse | very one minute lse every one n s every one min | e ninute nute | | | |
| bit 14 | 0000000001= 0000000000000000000000000 | Minimum pos No adjustme Minimum neg Minimum neg Minimum neg Minimum neg dule is enabled dule is disable Viti is only wri n Debug Mode ulator is in Debug ulator is in Debug writable in Debug | sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, moc oug mode, moc | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 CWREN = 1. dule freezes ope dule continues o | Clock pulse ev RTC clock pu 12 clock pulse clock pulse | very one minute lse every one n s every one min | e ninute nute | | | |
| bit 14 | 0000000001= 0000000000000000000000000 | Minimum pos No adjustme Minimum neg | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC whe | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes ope dule continues o mode only, it is n CPU enters ir | Clock pulse ex RTC clock pu 12 clock pulse clock pulse eration operation forced to '0' ir | very one minute lse every one n s every one min | e ninute nute | | | |
| it 14 it 13 | 0000000001= 0000000000000000000000000 | Minimum pos No adjustme Minimum neg | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC whe | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes ope dule continues o mode only, it is n CPU enters ir | Clock pulse ex RTC clock pu 12 clock pulse clock pulse eration operation forced to '0' ir | very one minute lse every one n s every one min | e ninute nute | | | |
| it 14 it 13 | 0000000001= 0000000000000000000000000 | Minimum pos No adjustme Minimum neg Minimum neg Minimum neg Minimum neg bit dule is enabled dule is disable N bit is only wri n Debug Mode ulator is in Debu | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC when on in Idle mode | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes ope dule continues o mode only, it is n CPU enters ir | Clock pulse ex RTC clock pu 12 clock pulse clock pulse eration operation forced to '0' ir | very one minute lse every one n s every one min | e ninute nute | | | |
| bit 15 bit 14 bit 13 bit 12-8 bit 7 | 0000000001= 0000000000 111111111= 10000000000 ON: RTCC Or 1 = RTCC mo 0 = RTCC mo Note: The ON FRZ: Freeze i 1 = When emu 0 = When emu Note: FRZ is SIDL: Stop in 1 = Disables ti 0 = Continue r | Minimum pos No adjustme Minimum neg Minimum neg Minimum neg Minimum neg dule is enabled dule is disable dule is disable dule is only write n Debug Mode ulator is in Debug ulator is in Debug<td>sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC whe on in Idle mode</td><td>ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes ope dule continues o mode only, it is n CPU enters ir e</td><td>Clock pulse ex RTC clock pu 12 clock pulse clock pulse eration operation forced to '0' ir</td><td>very one minute lse every one n s every one min</td><td>e ninute nute</td> | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC whe on in Idle mode | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes ope dule continues o mode only, it is n CPU enters ir e | Clock pulse ex RTC clock pu 12 clock pulse clock pulse eration operation forced to '0' ir | very one minute lse every one n s every one min | e ninute nute | | | |
| bit 14 bit 13 bit 12-8 | 0000000001 000000000 111111111 0N: RTCC Or 1 = RTCC mo 0 = RTCC mo 0 = RTCC mo Note: The ON FRZ: Freeze i 1 = When emu 0 = When emu 0 = When emu Note: FRZ is SIDL: Stop in 1 = Disables t 0 = Continue r Reserved: Wr RTSECSEL: F 1 = RTCC sec | Minimum pos No adjustme Minimum neg Minimum neg Minimum neg Minimum neg Minimum neg Idle is enabled dule is enabled dule is disable N bit is only writed In Debug Mode Jator is in Debug Jator i | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT e bit bug mode, mod bug Exception he RTCC when on in Idle mode read s Clock Output selected for the | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes opd dule continues of mode only, it is n CPU enters ir e t Select bit e RTCC pin | Clock pulse ex RTC clock pu 12 clock pulse clock pulse eration operation forced to '0' ir | very one minute lse every one n s every one min | e ninute nute | | | |
| bit 14 Dit 13 Dit 12-8 | 0000000001 000000000 111111111 1000000000 ON: RTCC Or 1 = RTCC mo 0 = RTCC mo 0 = RTCC mo Note: The ON FRZ: Freeze i 1 = When emu 0 = When emu 0 = When emu 1 = Disables ti 0 = Continue r Reserved: Wr RTSECSEL: F 1 = RTCC sec 0 = RTCC alar | Minimum pos No adjustme Minimum neg Minimum neg Minimum neg Minimum neg Minimum neg Minimum neg Idle is enabled dule is enabled dule is disable dule is disable<td>sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC when on in Idle mode read s Clock Output selected for the ected for the R</td><td>ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes opd dule continues of mode only, it is n CPU enters in e t Select bit e RTCC pin RTCC pin</td><td>Clock pulse ex RTC clock pu 12 clock pulse eration operation forced to '0' in h Idle mode</td><td>very one minute lse every one n s every one min</td><td>e ninute nute</td> | sitive adjustme sitive adjustme nt gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC when on in Idle mode read s Clock Output selected for the ected for the R | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 "CWREN = 1. dule freezes opd dule continues of mode only, it is n CPU enters in e t Select bit e RTCC pin RTCC pin | Clock pulse ex RTC clock pu 12 clock pulse eration operation forced to '0' in h Idle mode | very one minute lse every one n s every one min | e ninute nute | | | |
| oit 14 oit 13 oit 12-8 oit 7 | 0000000001= 0000000000 1111111111 10000000000 | = Minimum pos = No adjustme = Minimum neg = Minimum neg h bit dule is enabled dule is disable N bit is only wri n Debug Mode ulator is in Deb ulator is in Deb | sitive adjustme sitive adjustme nt gative adjustme gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug mode, mod bug Exception he RTCC when on in Idle mode read s Clock Output selected for the 1 (RTCCON< | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 CWREN = 1. dule freezes op dule continues o mode only, it is n CPU enters ir e t Select bit e RTCC pin CP) for the outp | Clock pulse ex RTC clock pu 12 clock pulse eration operation forced to '0' in h Idle mode | very one minute lse every one n s every one min | e ninute nute | | | |
| bit 14 bit 13 bit 12-8 | 0000000001 000000000 111111111 1000000000 ON: RTCC Or 1 = RTCC mo 0 = RTCC mo 0 = RTCC mo Note: The ON FRZ: Freeze i 1 = When emu 0 = When emu 0 = When emu 1 = Disables ti 0 = Continue r Reserved: Wr RTSECSEL: F 1 = RTCC sec 0 = RTCC alar | Minimum pos No adjustme Minimum neg | sitive adjustme sitive adjustme nt gative adjustme gative adjustme gative adjustme d d itable when RT bug mode, mod bug mode, mod bug Exception he RTCC when on in Idle mode read s Clock Output selected for the 1 (RTCCON<0 | ent, adds 1 RTC ent, subtracts 1 ent, subtracts 5 CWREN = 1. dule freezes op dule continues o mode only, it is n CPU enters ir e t Select bit e RTCC pin CP) for the outp | Clock pulse ex RTC clock pu 12 clock pulse eration operation forced to '0' in h Idle mode | very one minute lse every one n s every one min | e ninute nute | | | |

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER⁽¹⁾ (CONTINUED)

| bit 5-4 | Reserved: Write '0'; ignore read |
|---------|---|
| bit 3 | RTCWREN: RTC Value Registers Write Enable bit |
| | 1 = RTC Value registers can be written to by the user 0 = RTC Value registers are locked out from being written to by the user Note: The RTCWREN bit can be set only when the write sequence is enabled. The register can be written to a '0' at any time. |
| bit 2 | RTCSYNC: RTCC Value Registers Read Synchronization bit |
| | 1 = RTC Value registers can change while reading due to a roll over ripple that results in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTC Value registers can be read without concern about a roll over ripple |
| bit 1 | HALFSEC: Half-Second Status bit |
| | 1 = Second half period of a second 0 = First half period of a second Note: This bit is read-only. It is cleared to '0' on a write to the SECONDS register. |
| bit 0 | RTCOE: RTCC Output Enable bit |
| | 1 = RTCC clock output enabled – clock presented onto an I/O 0 = RTCC clock output disabled |
| | Note: This bit is ANDed with ON (RTCCON<15>) to produce the effective RTCC output enable. |

Note 1: This register is only reset by Power-on Reset (POR).

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---|---|--|--|---|---|--|--|
| — | — | — | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | | — | | | | |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ALRMEN | CHIME | PIV | ALRMSYNC | | AMAS | K<3:0> | |
| oit 15 | | | | | | | bit |
| D/11/0 | DAMO | DAMO | DAMO | DAVO | D/M/ O | DAMO | DAMO |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 ARPT< | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| pit 7 | | | ARFIS | 1.0> | | | bit |
| | | | | | | | DIL |
| J = Unimpler | | | e at POR: ('0', '1' | P = Program , x = Unknow | | r = Reserved | bit |
| R = Readable U = Unimplem bit 31-16 bit 15 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled | e at POR: ('0', '1' read | , x = Unknow | /n) | | |
| U = Unimplem bit 31-16 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL | e at POR: ('0', '1' read | the alarm ev | /n) /ent occurs, w | hen ARPT<7:(| 0> = 00 and |
| U = Unimplem bit 31-16 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fie SYNC = 1. | e at POR: ('0', '1' read : RMEN anytime | the alarm ev | /n) /ent occurs, w | hen ARPT<7:(| 0> = 00 and |
| U = Unimplem bit 31-16 bit 15 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME ALRM 1 = Chime is | -n = Bit Valuerite '0'; ignorearm Enable bitenableddisabledare clears AL= 0. This fitSYNC = 1.the Enable bitenabled – ARI | e at POR: ('0', '1' read RMEN anytime eld should not l | the alarm ev be written w | vn) vent occurs, w hen RTCCON | hen ARPT<7:(| 0> = 00 and |
| U = Unimplem bit 31-16 bit 15 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME ALRM: CHIME: Chim 1 = Chime is 0 = Chime is | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. the Enable bit enabled – ARI disabled – AR | e at POR: ('0', '1' read RMEN anytime eld should not PT<7:0> is allowe PT<7:0> stops o | the alarm events the written we have be written we have be to roll over nce it reaches | vn) vent occurs, w hen RTCCON from 00 to FF s 00 | hen ARPT<7: l = 1 (RTCCO | 0> = 00 and N<15>) and |
| U = Unimplem bit 31-16 bit 15 bit 14 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME ALRM 1 = Chime is 0 = Chime is Note: This fee | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. the Enable bit enabled – AR disabled – AR eld should not | e at POR: ('0', '1' read RMEN anytime eld should not l PT<7:0> is allowe PT<7:0> stops o be written when | the alarm events the written we have be written we have be to roll over nce it reaches | vn) vent occurs, w hen RTCCON from 00 to FF s 00 | hen ARPT<7: l = 1 (RTCCO | 0> = 00 and N<15>) and |
| J = Unimplem bit 31-16 bit 15 bit 14 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME ALRM CHIME: Chim 1 = Chime is 0 = Chime is Note: This fie PIV: Alarm Pu | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fie SYNC = 1. he Enable bit enabled – ARI disabled – ARI disabled – ARI disabled – ARI | e at POR: ('0', '1' read RMEN anytime eld should not PT<7:0> is allowe PT<7:0> stops o be written when ue bit | the alarm ev be written w ed to roll over nce it reache: RTCCON = 1 | vn) vent occurs, w hen RTCCON from 00 to FF s 00 . (RTCCON<15 | then ARPT<7:0 I = 1 (RTCCOI 5>) and ALRMS | D> = 00 and N<15>) and SYNC = 1. |
| J = Unimplem bit 31-16 bit 15 bit 14 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME ALRM CHIME: Chim 1 = Chime is 0 = Chime is Note: This fie PIV: Alarm Pu When ALRME | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. the Enable bit enabled – ARI disabled – ARI | e at POR: ('0', '1' read RMEN anytime eld should not l PT<7:0> is allowe PT<7:0> stops o be written when | the alarm ev be written w ed to roll over nce it reaches RTCCON = 1 ermines the ir | vn) vent occurs, w hen RTCCON from 00 to FF s 00 . (RTCCON<1 hitial value of th | then ARPT<7:(= 1 (RTCCOI 5>) and ALRMS | D> = 00 and N<15>) and SYNC = 1. |
| <u>J = Unimplem</u> bit 31-16 bit 15 bit 14 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME: Chime 1 = Chime is 0 = Chime is 0 = Chime is Note: This fie PIV: Alarm Pu When ALRME When ALRME | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. the Enable bit enabled – AR disabled – AR disabled – AR disabled – AR disabled – AR eld should not ulse Initial Value EN = 0, PIV is EN = 1, PIV is | e at POR: ('0', '1' read RMEN anytime eld should not l PT<7:0> is allowe PT<7:0> stops o be written when ue bit writable and dete | the alarm ev be written w ed to roll over nce it reaches RTCCON = 1 ermines the ir turns the stat | vn) vent occurs, w hen RTCCON from 00 to FF s 00 . (RTCCON<1 nitial value of th e of the alarm | then ARPT<7: I = 1 (RTCCO 5>) and ALRM the alarm pulse. pulse. | 0> = 00 and N<15>) and SYNC = 1. |
| J = Unimplem bit 31-16 bit 15 bit 14 bit 13 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME: Chime 1 = Chime is 0 = Chime is 0 = Chime is 0 = Chime is Note: This fie PIV: Alarm Pu When ALRME Note: This fie ALRMSYNC: | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. he Enable bit enabled – AR disabled – AR disabled – AR disabled – AR eld should not ulse Initial Value EN = 0, PIV is EN = 1, PIV is eld should not Alarm Sync b | e at POR: ('0', '1' read RMEN anytime eld should not l PT<7:0> is allowe PT<7:0> stops o be written when le bit writable and dete read-only and re be written when it | the alarm ev be written w ed to roll over nce it reaches RTCCON = 1 ermines the ir turns the stat RTCCON = 1 | vent occurs, w hen RTCCON from 00 to FF s 00 . (RTCCON<1 hitial value of th e of the alarm . (RTCCON<1 | then ARPT<7:(I = 1 (RTCCO 5>) and ALRMS ne alarm pulse. pulse. 5>) and ALRMS | 0> = 00 and N<15>) and SYNC = 1. |
| J = Unimplem bit 31-16 bit 15 bit 14 bit 13 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME: Chime 1 = Chime is 0 = Chime is 0 = Chime is Note: This fie PIV: Alarm Pu When ALRME When ALRME Note: This fie ALRMSYNC: 1 = ARPT<7: The ARP | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. the Enable bit enabled – AR disabled – AR disabled – AR disabled – AR eld should not ulse Initial Value EN = 0, PIV is EN = 1, PIV is eld should not Alarm Sync b D> and ALRMIT | e at POR: ('0', '1' read RMEN anytime eld should not l PT<7:0> is allowe PT<7:0> stops o be written when le bit writable and dete read-only and re be written when it EN may change a id repeatedly unt | the alarm ev be written w ed to roll over nce it reaches RTCCON = 1 ermines the ir turns the stat RTCCON = 1 as a result of il the same va | vent occurs, w hen RTCCON from 00 to FF s 00 . (RTCCON<1 hitial value of th e of the alarm . (RTCCON<1 a half-second to alue is read two | then ARPT<7:(I = 1 (RTCCO 5>) and ALRM the alarm pulse. pulse. 5>) and ALRM follover during tice. This must b | 0> = 00 and N<15>) and SYNC = 1. SYNC = 1. a read. be done since |
| U = Unimplem bit 31-16 bit 15 | Reserved: W ALRMEN: Ala 1 = Alarm is 0 = Alarm is Note: Hardw CHIME ALRM CHIME: Chim 1 = Chime is 0 = Chime is 0 = Chime is Note: This fie PIV: Alarm PC When ALRME When ALRME Note: This fie ALRMSYNC: 1 = ARPT<7:0 The ARP multiple to 0 = ARPT<7:0 | -n = Bit Value rite '0'; ignore arm Enable bit enabled disabled are clears AL E = 0. This fit SYNC = 1. the Enable bit enabled – AR disabled | e at POR: ('0', '1' read RMEN anytime eld should not l PT<7:0> is allowe PT<7:0> stops o be written when le bit writable and dete read-only and re be written when it EN may change a | the alarm ev be written w ed to roll over nce it reaches RTCCON = 1 ermines the ir turns the stat RTCCON = 1 as a result of il the same va e then synchr without conce | /n) /ent occurs, w hen RTCCON from 00 to FF s 00 . (RTCCON<1 hitial value of the e of the alarm . (RTCCON<1 a half-second in alue is read twite ronized to the F | then ARPT<7: I = 1 (RTCCOI 5>) and ALRMS the alarm pulse. pulse. 5>) and ALRMS rollover during ice. This must l PB clock domai | D> = 00 and N<15>) and SYNC = 1. SYNC = 1. a read. be done sind n. |

REGISTER 21-2: RTCALRM: RTC ALARM CONTROL REGISTER⁽¹⁾ (CONTINUED)

- AMASK<3:0>: Alarm Mask Configuration bits bit 11-8 0000 = Every half-second 0001 = Every second 0010 = Every 10 seconds 0011 = Every minute 0100 = Every 10 minutes 0101 = Every hour 0110 = Once a day0111 = Once a week 1000 =Once a month 1001 = Once a year (except when configured for February 29th, once every 4 years) 1010 = Reserved – do not use 1011 = Reserved – do not use 11xx = Reserved – do not use Note: This field should not be written when RTCCON = 1 (RTCCON<15>) and ALRMSYNC = 1. bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits 11111111 = Alarm will trigger 256 times ... 00000000 = Alarm will trigger 1 time The counter decrements on any alarm event. The counter only rolls over from 00 to FF if CHIME = 1. Note: This field should not be written when RTCCON = 1 (RTCCON<15>) and ALRMSYNC = 1.
- Note 1: This register is only reset by POR.

| | R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--|---|--|--|--|-------|--------------------|--------|
| | HR10< | <3:0> | | | HR01 | <3:0> | |
| bit 31 | | | | I | | | bit 24 |
| | | | | | | | |
| R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | MIN10- | <3:0> | | | MIN01 | l <i><</i> 3:0> | |
| bit 23 | | | | | | | bit 1 |
| R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | SEC10 | | | | - | 1<3:0> | |
| bit 15 | 01010 | | | | 0100 | | bit 8 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | — | — | — | — | — | — | — |
| oit 7 | | | | | | | bit |
| | | W = Writable I -n = Bit Value | | P = Programr ', x = Unknow | | r = Reserved | bit |
| R = Readab U = Unimple | emented bit | -n = Bit Value | at POR: ('0', ' | ', x = Unknow | | r = Reserved | bit |
| | emented bit HR10<3:0>: B | -n = Bit Value Binary Coded D | at POR: ('0', '' ecimal Value o | ', x = Unknow | | r = Reserved | bit |
| U = Unimple | HR10<3:0>: E 10 digits; conta | -n = Bit Value Binary Coded D ains a value fro | at POR: ('0', '' vecimal Value o om 0 to 2. | ', x = Unknow | | r = Reserved | bit |
| U = Unimple | HR10<3:0>: E 10 digits; conta Note: HR10< | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al | at POR: ('0', ' Decimal Value o om 0 to 2. Iways read '0'. | ', x = Unknow | | r = Reserved | bit |
| U = Unimple | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D | at POR: ('0', '' lecimal Value o om 0 to 2. lways read '0'. lecimal Value o | ', x = Unknow | | r = Reserved | bit |
| U = Unimple | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al | at POR: ('0', ' decimal Value of om 0 to 2. lways read '0'. decimal Value of 0 to 9. | ', x = Unknow of Hours bits of Hours bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from | at POR: ('0', ' decimal Value of om 0 to 2. lways read '0'. decimal Value of 0 to 9. Decimal Value | ', x = Unknow of Hours bits of Hours bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; contai | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I | at POR: ('0', '' becimal Value of om 0 to 2. lways read '0'. becimal Value of 0 to 9. Decimal Value om 0 to 5. | ', x = Unknow of Hours bits of Hours bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; conta Note: MIN10 | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value fro | at POR: ('0', '' becimal Value of om 0 to 2. lways read '0'. becimal Value of 0 to 9. Decimal Value om 0 to 5. /s read '0'. | ', x = Unknow of Hours bits of Hours bits of Minutes bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 bit 23-20 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; conta Note: MIN10- MIN01<3:0>: | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value fro <3> bit is alway | at POR: ('0', '' decimal Value of om 0 to 2. lways read '0'. Decimal Value of 0 to 9. Decimal Value om 0 to 5. /s read '0'. Decimal Value | ', x = Unknow of Hours bits of Hours bits of Minutes bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 bit 23-20 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; contain Note: MIN10 MIN01<3:0>: 1 digit; contain | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value fro <3> bit is alway Binary Coded I | at POR: ('0', ' Decimal Value of om 0 to 2. Iways read '0'. Decimal Value of 0 to 9. Decimal Value om 0 to 5. Vs read '0'. Decimal Value 0 to 9. | ', x = Unknow of Hours bits of Hours bits of Minutes bits of Minutes bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 bit 23-20 bit 19-16 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; conta Note: MIN10- MIN01<3:0>: 1 digit; contain SEC10<3:0>: 10 digits; contain | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value fro <3> bit is alway Binary Coded I as a value from Binary Coded ains a value from | at POR: ('0', '' decimal Value of om 0 to 2. lways read '0'. Decimal Value of 0 to 9. Decimal Value om 0 to 5. vs read '0'. Decimal Value 0 to 9. Decimal Value 0 to 9. | ', x = Unknow of Hours bits of Hours bits of Minutes bits of Minutes bits | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 bit 23-20 bit 19-16 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; contain MIN01<3:0>: 1 digit; contain SEC10<3:0>: 10 digits; contain SEC10<3:0>: | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value from Sinary Coded I as a value from Binary Coded ains a value from Binary Coded ains a value from Sinary Coded ains a value from | at POR: ('0', '' pecimal Value of om 0 to 2. Iways read '0'. Decimal Value of 0 to 9. Decimal Value om 0 to 5. /s read '0'. Decimal Value 0 to 9. Decimal Value om 0 to 5. ys read '0'. | ', x = Unknow of Hours bits of Hours bits of Minutes bits of Minutes bits of Seconds bi | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 bit 23-20 bit 19-16 bit 15-12 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: 10 digits; contain Note: MIN10- MIN01<3:0>: 1 digit; contain SEC10<3:0>: 10 digits; contain SEC10<3:0>: 10 digits; contain SEC10<3:0>: | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value fro <3> bit is alway Binary Coded I as a value from Binary Coded ains a value from | at POR: ('0', '' pecimal Value of om 0 to 2. lways read '0'. pecimal Value of 0 to 9. Decimal Value 0 to 5. /s read '0'. Decimal Value om 0 to 5. ys read '0'. Decimal Value om 0 to 5. ys read '0'. Decimal Value | ', x = Unknow of Hours bits of Hours bits of Minutes bits of Minutes bits of Seconds bi | n) | r = Reserved | bit |
| U = Unimple bit 31-28 bit 27-24 bit 23-20 bit 19-16 | HR10<3:0>: E 10 digits; conta Note: HR10< HR01<3:0>: E 1 digit; contain MIN10<3:0>: I 10 digits; conta Note: MIN10- MIN01<3:0>: 1 digit; contain SEC10<3:0>: 10 digits; contain SEC10<3:0>: 1 digit; contain SEC10<3:0>: 1 digit; contain SEC01<3:0>: 1 digit; contain | -n = Bit Value Binary Coded D ains a value fro 3:2> bits are al Binary Coded D as a value from Binary Coded I ains a value from Sinary Coded I ains a value from Binary Coded ains a value from Binary Coded ains a value from Binary Coded ains a value from Binary Coded Binary Coded | at POR: ('0', '' becimal Value of om 0 to 2. lways read '0'. becimal Value of 0 to 9. Decimal Value om 0 to 5. ys read '0'. Decimal Value om 0 to 5. ys read '0'. Decimal Value om 0 to 5. ys read '0'. Decimal Value om 0 to 5. | ', x = Unknow of Hours bits of Hours bits of Minutes bits of Minutes bits of Seconds bi | n) | r = Reserved | bit |

REGISTER 21-4: RTCDATE: RTC DATE VALUE REGISTER⁽¹⁾

| REGISTER | 21-4: RICD/ | ALE: RIC DA | IE VALUE F | KEGISTER." | | | |
|--------------|-------------|--------------------|-----------------|------------------|------------------|------------------|----------------|
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | YEAR1 | 0<3:0> | | | YEAR | 01<3:0> | |
| bit 31 | | | | | | | bit 24 |
| R-0 | R-0 | R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| MONTH10<3:0> | | | | MONTH | 101<3:0> | | |
| bit 23 | | | | | | | bit 16 |
| R-0 | R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | DAY10 |)<3:0> | | | DAY0 | 1<3:0> | |
| bit 15 | | | | | | | bit 8 |
| r-x | r-x | r-x | r-x | R-0 | R/W-x | R/W-x | R/W-x |
| — | — | — | _ | | WDAY | 01<3:0> | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable I | | P = Programr | | r = Reserved | bit |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | 'n) | | |
| bit 31-28 | YEAR10<3:0: | >: Binary Code | d Decimal Valı | ue of Years bits | (10 digits) | | |
| bit 27-24 | | >: Binary Code | | | | | |
| bit 23-20 | | :0>: Binary Coc | | | | contains a valu | ue from 0 to 1 |
| | | H10<3:1> bits a | | | (| | |
| bit 19-16 | | :0>: Binary Cod | • | | bits (1 digit; c | ontains a value | from 0 to 9) |
| bit 15-12 | | Binary Coded | | | | | - |
| | |)<3:2> bits are a | | | U , | | , |
| bit 11-8 | DAY01<3:0>: | Binary Coded | Decimal Value | of Days bits (1 | I digit; contain | s a value from (| 0 to 9) |
| bit 7-4 | Reserved: W | rite '0'; ignore r | ead | | - | | |
| bit 3-0 | WDAY01<3:0 | >: Binary Code | d Decimal Val | ue of Weekday | s bits (1 digit; | contains a valu | e from 0 to 6 |
| | Note: WDAY | 01<3> bit is alw | vays read '0'. | - | - | | |
| | | | | | | | |

Note 1: This register is only writable when RTCWREN = 1 (RTCCON<3>).

| | D 0 | 5444 | 5.44 | 5.44 | | D 444 | D 444 |
|---|--|--|--|--|---|--|-----------------------------------|
| R-0 | R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | HR10 | <3:0> | | | HR01 | <3:0> | |
| oit 31 | | | | | | | bit 2 |
| R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | MIN10 |)<3:0> | | | MIN0 ² | l <i><</i> 3:0> | |
| oit 23 | | | | | | | bit 1 |
| R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | SEC1 | 0<3:0> | | | SEC0 | 1<3:0> | |
| bit 15 | | | | • | | | bit |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | — | | _ |
| | | | | | | | bit |
| bit 7 | | | | | | | |
| bit 7 Legend: | | | | | | | |
| | e bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| L egend: R = Readable | | | | • | | r = Reserved | bit |
| Legend: | | | bit at POR: ('0', '1 | • | | r = Reserved | bit |
| _egend: R = Readable J = Unimplen | nented bit | | at POR: ('0', '1 | ', x = Unknow | /n) | | |
| _egend: R = Readable J = Unimplen | nented bit HR10<3:0>: | -n = Bit Value | at POR: ('0', '1 Decimal Value c | ', x = Unknow | /n) | | |
| _egend: R = Readable J = Unimplen bit 31-28 | HR10<3:0>: Note: HR10 | -n = Bit Value Binary Coded D | at POR: ('0', '1 Decimal Value of Iways read '0'. | ', x = Unknow | n) 0 digit; contain | s a value from | 0 to 2) |
| Legend: R = Readable J = Unimplen bit 31-28 bit 27-24 | HR10<3:0>: Note: HR10 HR01<3:0>: | -n = Bit Value Binary Coded D <3:2> bits are a | at POR: ('0', '1 Decimal Value o Iways read '0'. Decimal Value o | ', x = Unknow of Hours bits (1 of Hours bits (1 | vn) 0 digit; contain digit; contains | s a value from a value from (| 0 to 2) 0 to 9) |
| L egend: R = Readable J = Unimplen bit 31-28 bit 27-24 | HR10<3:0>: Note: HR10 HR01<3:0>: MIN10<3:0>: | -n = Bit Value Binary Coded D <3:2> bits are a Binary Coded D | at POR: ('0', '1 Decimal Value o Iways read '0'. Decimal Value o Decimal Value | ', x = Unknow of Hours bits (1 of Hours bits (1 | vn) 0 digit; contain digit; contains | s a value from a value from (| 0 to 2)) to 9) |
| L egend: R = Readable | HR10<3:0>: Note: HR10 HR01<3:0>: MIN10<3:0>: Note: MIN10 | -n = Bit Value Binary Coded D <3:2> bits are a Binary Coded D Binary Coded D | at POR: ('0', '1 Decimal Value of Iways read '0'. Decimal Value of Decimal Value /s read '0'. | ', x = Unknow of Hours bits (1 of Hours bits (1 of Minutes bits | <u>n)</u> 0 digit; contain digit; contains s, (10 digit; con | s a value from a value from (tains a value fr | 0 to 2) 0 to 9) rom 0 to 5) |

bit 11-8SEC01<3:0>: Binary Coded Decimal Value of Seconds bits (1 digit; contains a value from 0 to 9)bit 7-0Reserved: Write '0'; ignore read

Note: SEC10<3> bit is always read '0'.

© 2008 Microchip Technology Inc.

| REGISTER | 21-6: ALR | MDATE: ALAR | M DATE VA | LUE REGIST | ER | | |
|-------------|------------|---|---------------|-----------------|------------------|-----------------|----------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | — | — | _ |
| bit 31 | | | | | | | bit 2 |
| R-0 | R-0 | R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | MONT | H10<3:0> | | | MONTH | 101<3:0> | |
| bit 23 | | | | | | | bit 1 |
| R-0 | R-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | DAY | 10<3:0> | | | DAY0 | 1<3:0> | |
| bit 15 | | | | | | | bit |
| r-x | r-x | r-x | r-x | R-0 | R/W-x | R/W-x | R/W-x |
| — | _ | _ | _ | | WDAY | 01<3:0> | |
| bit 7 | • | • | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | vn) | | |
| | | | | | | | |
| bit 31-24 | Reserved: | Write '0'; ignore | read. | | | | |
| bit 23-20 | | 3 :0>: Binary Co ITH10<3:1> bits | | | bits (10 digit; | contains a valu | ie from 0 to 7 |
| bit 19-16 | | 3:0>: Binary Co | - | | bits (1 digit; c | ontains a value | from 0 to 9 |
| | | | | | | | , |

bit 15-12 **DAY10<3:0>:** Binary Coded Decimal Value of Days bits (10 digit; contains a value from 0 to 3) **Note:** DAY10<3:2> bits are always read '0'.

- bit 11-8 DAY01<3:0>: Binary Coded Decimal Value of Days bits (1 digit; contains a value from 0 to 9)
- bit 7-4 **Reserved:** Write '0'; ignore read
- bit 3-0 WDAY01<3:0>: Binary Coded Decimal Value of Weekdays bits (1 digit; contains a value from 0 to 6) Note: WDAY01<3> bit is always read '0'.

21.2 Clock Calendar Mode

The PIC32MX RTCC module provides clock and calendar functions with the following features:

- 100-year clock and calendar with automatic leap year detection.
- Clock range from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.
- Clock granularity of one second with half-second visibility to the user.

21.2.1 RTCC CONFIGURATION

The RTCTIME and RTCDATE registers can be programmed with the desired time and date numeric values expressed in Binary Coded Decimal (BCD) format. This simplifies users' firmware as each of the digit values is contained within its own 4-bit value (see Figure 21-2).

FIGURE 21-2: TIMER DIGIT FORMAT



The user can configure the current time by simply writing the desired year, month, day, hour, minutes and seconds to the RTCTIME and RTCDATE registers. However, these registers are write-protected and require a special "unlock" sequence to be performed prior to writing to these registers. Additionally, the user should verify that the RTCSYNC bit (RTCCON<2>) = 0 (safe to access registers) for any read or write operations. Refer to **Section 21.2.3** "**Write Lock**" and Example 21-3.

21.2.2 SAFETY WINDOW FOR REGISTER READS AND WRITES

The RTCTIME and RTCDATE registers can be safely accessed when the RTCC module is disabled (ON bit (RTCCON<15>) = 0). However, when the RTCC module is enabled (ON bit = 1), the module provides a single RTCSYNC bit (RTCCON<2>) that the user must use to determine when it is safe to read and update the time and date registers.

The RTCSYNC bit indicates a time window during which the RTCC time registers (RTCTIME, RTCDATE) are not about to be updated and can be safely read and written.

For read or write operations, the registers can be safely accessed by the CPU when RTCSYNC = 0.

For a read operation when RTSYNC = 1, the user must employ a firmware solution to assure that the data read did not fall on an update boundary, resulting in an invalid or partial read. For example, reading and comparing a Timer register value twice can ensure in code that the register read did not span an RTCC clock update.

Write operations to the Time and Date registers should not be performed when RTCSYNC = 1. Refer to Example 21-2 and Example 21-3.

EXAMPLE 21-1: UPDATING THE RTCC TIME AND DATE

```
The following code example will update the RTCC time and date.
* /
   // assume the secondary oscillator is enabled and ready, i.e.
   // OSCCON<1>=1, OSCCON<22>=1, and RTCC write is enabled i.e.
   // RTCWREN (RTCCON<3>) =1;
   unsigned long time=0x04153300;// set time to 04 hr, 15 min, 33 sec
   unsigned long date=0x06102705;// set date to Friday 27 Oct 2006
   RTCCONCLR=0x8000;
                                 // turn off the RTCC
   while(RTCCON&0x40);
                                 // wait for clock to be turned off
   RTCTIME=time;
                                // safe to update the time
                                // update the date
   RTCDATE=date;
   RTCCONSET=0x8000;
                                // turn on the RTCC
   while(!(RTCCON&0x40));
                                // wait for clock to be turned on
                                 // can disable the RTCC write
```

EXAMPLE 21-2: UPDATING THE RTCC TIME USING THE RTCSYNC WINDOW

```
/*
   The following code example will update the RTCC time and date.
* /
   // assume RTCC write is enabled i.e. RTCWREN (RTCCON<3>) =1;
   unsigned long time=0x04153300;// set time to 04 hr, 15 min, 33 sec
   unsigned long date=0x06102705;// set date to Friday 27 Oct 2006
   // disable interrupts, critical section follows
   asm volatile ("di");
   while((RTCCON&0x4)!=0);
                                 // wait for not RTCSYNC
   RTCTIME=time;
                                 // safe to update the time
   RTCDATE=date;
                                 // update the date
   // restore interrupts, critical section ended
   asm volatile ("ei");
   // can disable the RTCC write
```

21.2.3 WRITE LOCK

In order to perform a write to any of the RTCC Time registers, the RTCWREN bit (RTCCON<3>) must be set. Setting of the RTCWREN bit is only allowed once the device level unlocking sequence has been executed. The unlocking sequence is as follows:

- 1. Suspend or disable all initiators that can access the peripheral bus and interrupt the unlock sequence. (i.e., DMA and Interrupts).
- 2. Store 0xAA996655 to the SYSKEY register.
- 3. Store 0x556699AA to the SYSKEY register.
- 4. Set RTCWREN bit into the RTCCON register.
- 5. Perform the device relock by writing a dummy value to the SYSKEY register.
- 6. Re-enable DMA and interrupts.

Note that steps 2 through 4 must be followed exactly to unlock RTCC write operations. If the sequence is not followed exactly, the RTCWREN bit will not be set. Refer to Example 21-3 for a "C" language implementation of the write unlock operation.

EXAMPLE 21-3: WRITE UNLOCK SEQUENCE

```
// assume interrupts are disabled
// assume the DMA controller is suspended
// assume the device is locked
// starting critical sequence
SYSKEY = 0xaa996655; // write first unlock key to SYSKEY
SYSKEY = 0x556699aa; // write second unlock key to SYSKEY
RTCCONSET = 0x8; // set RTCWREN in RTCCONSET
// end critical sequence
SYSKEY = 0x3333333; // perform device re-lock
// can resume the DMA controller activity
// can re-enable interrupts
```

Note: To avoid accidental writes to the RTCC time values, it is recommended that the RTCWREN bit (RTCCON<3>) is kept clear at any other time.

21.3 Alarm Mode

The PIC32MX RTCC module provides alarm functions with the following features:

- One-time alarm
- Repeat alarms
- Indefinite alarm repetition
- · Configurable from half-second to one year

The RTCC alarm generates an alarm event when the RTCC timer matches the masked alarm value.

The RTCC alarm functions are configurable from a half-second to one year and can repeat the alarm at preconfigured intervals. The chime feature provides indefinite repetition of the alarm.

To enable the alarm feature, configure the ALRMEN bit (RTCALRM<15>) = 1. To disable the alarm feature, configure the ALRMEN bit = 0. An alarm event is generated when the RTCC timer matches the masked alarm registers.

- Note 1: Once the timer value reaches the alarm setting, one RTCC clock period will elapse prior to setting the alarm interrupt.
 - 2: IF RTCC is off (RTCCON<15> = 0) the writable fields in the RTCALRM register can be safely modified. If RTCC is ON, the write of the RTCALRM register has to be done while ALRMSYNC = 0. Not following the above steps can result in a false alarm event.
 - **3:** The same applies to the ALRMTIME and ALRMDATE registers: They can be safely modified only when ALRMSYNC = 0.

21.3.1 ALARM CONFIGURATION

The ALRMTIME and ALRMDATE registers can be programmed with the desired time and date numeric values expressed in Binary Coded Decimal (BCD) format. This simplifies users' firmware as each of the digit values is contained within its own 4-bit value (see Figure 21-3).

FIGURE 21-3: ALARM DIGIT FORMAT



The alarm interval selection is based on the settings of the alarm mask, AMASK (RTCALRM<11:8>). The AMASK bits determine which and how many digits of the alarm must match the RTCC clock value for the alarm event to occur (see Figure 21-4).

FIGURE 21-4: ALARM MASK SETTINGS Alarm Mask Setting AMASK<3:0> Day of the Week Month Minutes Seconds Day 0000 - Every half-second 0001 - Every second 0010 - Every 10 seconds 0011 - Every minute 0100 - Every 10 minutes 0101 - Every hour h h : m m : s s 0110 - Every day h h **:** m m **:** s s 0111 - Every week 1000 - Every month dd hh;mm;ss mm/dd hh:mm:ss 1001 - Every year⁽¹⁾ Note 1: Annually, except when configured for February 29.

21.3.2 ONE-TIME ALARM

A single, one-time alarm can be generated by configuring the Alarm Repeat Counter bits, ARPT (RTCALRM<7:0>) = 0, and the CHIME bit, (RTCALRM<14>) = 0. Once the alarm event occurs, the ALRMEN bit is automatically cleared in hardware, disabling future alarms. The user must re-enable this bit for any new alarm configuration.

It is suggested to read and verify the Alarm Sync bit, ALRMSYNC (RTCALRM<12>) = 0, before performing the following configuration:

- Disable Alarm ALRMEN (RTCALRM<15>) = 0.
- Disable Chime CHIME (RTCALRM<14>) = 0.
- Clear Alarm Repeat Counter ARPT (RTCALRM<7:0>) = 0.

The remaining bits are shown with example configurations and may be configured as desired:

- Configure alarm date and time Load ALRMDATE and ALRMTIME registers with the desired alarm date/time values.
- Configure mask Load the desired AMASK value.
- Enable Alarm ALRMEN (RTCALRM<15>) = 0.

Refer to Example 21-4

EXAMPLE 21-4: CONFIGURING THE RTCC FOR A ONE-TIME ALARM

```
The following code example will update the RTCC one-time alarm.
   Assumes the interrupts are disabled.
* /
   unsigned long alTime=0x16153300;// set time to 04 hr, 15 min, 33 sec
   unsigned long alDate=0x06102705;// set date to Friday 27 Oct 2006
                                   // turn off the alarm, chime and alarm repeats; clear
                                   // the alarm mask
   while(RTCALRM&0x1000);
                                   // wait ALRMSYNC to be off
   RTCALRMCLR=0xCFFF;
                                   // clear ALRMEN, CHIME, AMASK and ARPT;
   ALRMTIME=alTime;
   ALRMDATE=alDate;
                                   // update the alarm time and date
   RTCALRMSET=0x8000 | 0x0000600;
                                   // re-enable the alarm, set alarm mask at once per day
```

21.3.3 REPEAT ALARM

A repeat alarm can be generated by configuring the Alarm Repeat Counter bits, ARPT (RTCALRM<7:0>) = 0x00 to 0xFF (0 to 255), and the CHIME bit (RTCALRM<14>) = 0. Once the alarm is enabled and an alarm event occurs, the ARPT count is decremented by one. Once the register reaches 0, the alarm will be generated one last time; after which point, ALRMEN bit is cleared automatically and the alarm will turn off. The user must re-enable this bit for any new alarm configuration.

Note: An alarm event is generated when ARPT bits are = 0x00.

It is recommended to read and verify the Alarm Sync bit ALRMSYNC (RTCALRM<12>) = 0, before performing the following configuration steps:

- Disable alarm ALRMEN (RTCALRM<15>) = 0.
- Disable chime CHIME (RTCALRM<14>) = 0.
- Configure alarm repeat counter ARPT (RTCALRM<7:0>) = 0x00 to 0xFF.
- Configure alarm date and time Load ALRMDATE and ALRMTIME registers with the desired alarm date/time values.
- Configure mask Load the desired AMASK value.
- Enable alarm ALRMEN (RTCALRM<15>) = 0.

Refer to Example 21-5.

EXAMPLE 21-5: CONFIGURING THE RTCC FOR A TEN TIMES PER HOUR ALARM

```
The following code example will update the RTCC repeat alarm.
   Assumes the interrupts are disabled.
* /
   unsigned long alTime=0x23352300; // set time to 23hr, 35 min, 23 sec
   unsigned long alDate=0x06111301; // set date to Monday 13 Nov 2006
                                     // turn off the alarm, chime and alarm repeats; clear
                                     // the alarm mask
   while(RTCALRM&0x1000);
                                     // wait ALRMSYNC to be off
   RTCALRMCLR=0xCFFF;
                                     // clear the ALRMEN, CHIME, AMASK and ARPT;
   ALRMTIME=alTime;
   ALRMDATE=alDate;
                                     // update the alarm time and date
   RTCALRMSET=0x8000 | 0x0509;
                                     // re-enable the alarm, set alarm mask at once per hour
                                     // for 10 times repeat
```

21.3.4 INDEFINITE ALARM

An indefinite alarm can be generated by configuring the CHIME bit (RTCALRM<14>) = 1; ARPT can be any value. Once the alarm is enabled and an alarm event occurs, the ARPT count is decremented by one. ARPT rolls over from 0x00 to 0xFF and continues to decrement on each alarm event indefinitely. The ALRMEN bit is never automatically cleared in hardware. The user must clear this bit to disable the indefinite alarm.

| Note: | An alarm event is generated when the |
|-------|--------------------------------------|
| | ARPT are = 0x00. |

It is recommended to read and verify the Alarm Sync bit, ALRMSYNC (RTCALRM<12>) = 0, before performing the following configuration:

- Disable alarm ALRMEN (RTCALRM<15>) = 0.
- Enable chime CHIME (RTCALRM<14>) = 1.
- Configure alarm repeat counter ARPT (RTCALRM<7:0>) = 0 to 256.
- Configure alarm date and time Load ALRMDATE and ALRMTIME registers with the desired alarm date/time values.
- Configure mask Load the desired AMASK value.
- Enable Alarm ALRMEN (RTCALRM<15>) = 0.

Refer to Example 21-6.

EXAMPLE 21-6: CONFIGURING THE RTCC FOR INDEFINITE ALARM

```
The following code example will update the RTCC indefinite alarm.
   Assumes the interrupts are disabled.
* /
   unsigned long alTime=0x23352300; // set time to 23hr, 35 min, 23 sec
   unsigned long alDate=0x06111301; // set date to Monday 13 Nov 2006
                                     // turn off the alarm, chime and alarm repeats; clear
                                     // the alarm mask
   while(RTCALRM&0x1000);
                                     // wait ALRMSYNC to be off
   RTCALRMCLR=0xCFFF;
                                     // clear ALRMEN, CHIME, AMASK, ARPT;
   ALRMTIME=alTime;
                                     // update the alarm time and date
   ALRMDATE=alDate;
   RTCALRMSET=0xC600;
                                     // re-enable the alarm, set alarm mask at once per
                                      // hour, enable CHIME
```

21.4 RTCC Clock Source

The RTCC module is intended to be clocked by an external Real-Time Clock crystal that is oscillating at 32.768 kHz. To allow the RTCC to be clocked by an external 32.768 kHz crystal, the SOSCEN bit (OSCCON<1>) must be set (see **Section 4.0 "Oscillators"**) or the FSOSCEN (DEVCFG1<5>) Configuration bit must be programmed to '1'. This is the only bit outside of the RTCC module with which the user must be concerned of for enabling the RTCC. The status bit, SOSCRDY (OSCCON<22>), can be used to check that the secondary oscillator is running.

| Note: | The RTCC does not have an exclusive |
|-------|---|
| | access to use the SOSC oscillator. This |
| | oscillator may be used by other peripher- |
| | als, such as the CPU as a low-power clock |
| | source or Timer1. Refer to the |
| | "PIC32MX3XX/4XX Reference Manual" |
| | (DS61132) regarding the operation of the |
| | Secondary Low-Power Oscillator. |

21.4.1 CALIBRATION

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 0.66 seconds per month. Calibration has the ability to eliminate an error of up to 260 ppm.

The calibration is accomplished by finding the number of error clock pulses and writing this value into the CAL field of the RTCCCON register (RTCCON<9:0>). This 10-bit signed value will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.

EQUATION 21-1: ERROR CLOCKS PER MINUTE

(Ideal Frequency (32,758) – Measured Frequency) * 60 = Error Clocks per Minute

3. a) If the oscillator is *faster* than ideal (negative result from step 2), the CAL bits register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is *slower* than ideal (positive result from step 2), the CAL bits register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter, once every minute.

4. Load the CAL bits (RTCCON<9:0>) with the correct value.

Writes to the CAL bits should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse (except when the seconds (RTCTIME<15:8>) field is '00' due to the possibility of the auto-adjust event).

Note: It is up to the user, to include in the error value, the initial error of the crystal drift, due to temperature and drift due to crystal aging.

A write to the seconds bits resets the state of calibration (not its value). If an adjustment just occurred, it will occur again because of the minute roll over.

EXAMPLE 21-7: UPDATING THE RTCC CALIBRATION VALUE

```
/*
   The following code example will update the RTCC calibration.
* /
   int cal=0x3FD;
                                  // 10 bits adjustment, -3 in value
   if(RTCCON&0x8000)
                                  // RTCC is ON
       unsigned intt0, t1;
       do
       {
           t0=RTCTIME;
           t1=RTCTIME;
       }while(t0!=t1);
                                  // read valid time value
       if((t0&0xFF)==00)
                                  // we're at second 00, wait auto-adjust to be performed
       {
           while(!(RTCCON&0x2)); // wait until second half...
       }
    }
   RTCCONCLR=0x03FF0000;
                                  // clear the calibration
   RTCCONSET=cal;
```

21.5 RTCC Interrupts

The RTCC alarm can be configured to generate an interrupt at every alarm event. Refer to **Section 21.3** "**Alarm Mode**" for details regarding the various alarm events.

The RTCC module is enabled as a source of interrupts via the respective RTCC interrupt enable bit:

• RTCCIE (IEC1<15>).

The alarm interrupt is signalled by the corresponding RTCC interrupt flag bit:

```
• RTCCIF (IFS1<15>).
```

This interrupt flag must be cleared in software.

The interrupt priority level bits and interrupt subpriority level bits must be also be configured:

- RTCCIP<2:0> (IPC8<28:26>)
- RTCCIS<1:0> (IPC8<25:24>)

In addition to enabling the RTCC interrupt, an Interrupt Service Routine, ISR, is required (see Example 21-9).

```
Note: It is the user's responsibility to clear the corresponding interrupt flag bit before returning from an ISR.
```

EXAMPLE 21-8: RTCC INITIALIZATION WITH INTERRUPTS

```
/*
   The following code example illustrates an RTCC initialization with interrupts enabled.
   When the RTCC alarm interrupt is generated, the cpu will jump to the vector assigned to
   RTCC interrupt.
*/
```

| / | | | |
|---|---------------------------------------|----|---|
| | | // | assume RTCC write is enabled i.e. RTCWREN (RTCCON<3>) =1; |
| | IEC1CLR=0x00008000; | // | disable RTCC interrupts |
| | RTCCONCLR=0x8000; | 11 | turn off the RTCC |
| | while(RTCCON&0x40); | // | wait for clock to be turned off |
| | IFS1CLR=0x00008000; | // | clear RTCC existing event |
| | IPC8CLR=0x1f000000; | 11 | clear the priority |
| | IPC8SET=0x0d000000; | // | Set IPL=3, subpriority 1 |
| | IEC1SET=0x00008000; | // | Enable RTCC interrupts |
| | RTCTIME=0x16153300; | // | safe to update time to 16 hr, 15 min, 33 sec |
| | RTCDATE=0x06102705; | | update the date to Friday 27 Oct 2006 |
| | RTCALRMCLR=0xCFFF; | // | clear ALRMEN, CHIME, AMASK and ARPT; |
| | ALRMTIME=0x16154300; | | set alarm time to 16 hr, 15 min, 43 sec |
| | ALRMDATE=0x06102705; | | set alarm date to Friday 27 Oct 2006 |
| | RTCALRMSET=0x8000 0x00000600; | // | re-enable the alarm, set alarm mask at once per day |
| | RTCCONSET=0x8000; | 11 | turn on the RTCC |
| | <pre>while(!(RTCCON&0x40));</pre> | // | wait for clock to be turned on |

```
EXAMPLE 21-9: RTCC ISR
```

Note: The RTCC ISR code example shows MPLAB[®] C32 C compiler specific syntax. Refer to your compiler manual regarding support for ISRs.

21.6 I/O Pin Control

Enabling the RTCC modules configures the I/O pin direction. When the RTCC module is enabled, configured and the output enabled, the I/O pin direction is properly configured as a digital output.

The RTCC pin can be configured to toggle at every alarm or "seconds" event. To enable the RTCC pin output, set the RTCOE bit (RTCCON<0>) = 1. To select the output to toggle on an alarm event, configure RTSECSEL bit (RTCCON<7>) = 0. To select the output to toggle on every "seconds" update, configure RTSECSEL bit = 1.

| | Required Settings for Module Pin Control | | | | | | | | |
|----------------|--|-----------------------------------|--|---------------------|-------------|----------------|--------------------|--|--|
| IO Pin Name | Required | Module Control | Bit Field | TRIS ⁽⁴⁾ | Pin Type | Buffer Type | Description | | |
| RTCC | Yes ⁽¹⁾ | ON and RTCOE ⁽²⁾ | RTSECSEL = 1 | х | 0 | CMOS | RTCC Seconds Clock | | |
| RTCC | Yes ⁽¹⁾ | ON and RTCOE ⁽²⁾ | RTSECSEL = 0 and ALRMEN and PIV ⁽³⁾ | х | 0 | CMOS | RTCC Alarm Pulse | | |

TABLE 21-3: I/O PIN CONFIGURATION FOR USE WITH RTCC MODULE

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output

Note 1: The RTCC pin is only required when seconds clock or alarm pulse output is needed. Otherwise, this pin can be used for general purpose IO and require the user to set the corresponding TRIS control register bit.

2: The ON (RTCCON<15>) and RTCOE (RTCCON<0>) bits are always required to validate the output function of the RTCC pin, either seconds clock or alarm pulse.

3: When RTSECSEL (RTCCON<7>) = 0, the RTCC pin output is the alarm pulse. If the ALRMEN (RTCALRM<15>) = 0, PIV (RTCALRM<13>) selects the value at the RTCC pin. When the ALRMEN = 1, the RTCC pin reflects the state of the alarm pulse.

4: The setting of the TRIS bit is irrelevant.

21.7 Updating the Time and Date Registers

The following flowchart explains in detail the steps that have to be performed in order to update the RTCTIME and RTCDATE registers.



21.8 Updating the Alarm Registers

The following flowchart explains in detail the steps that have to be performed in order to update the ALRMTIME, ALRMDATE and RTCALRM registers.



22.0 ANALOG-DIGITAL CONVERTER

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the *"PIC32MX Family Reference Manual"* (DS61132) for a detailed description of this peripheral.

The PIC32MX3XX/4XX 10-bit Analog-to-Digital (A/D) converter (or ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 500 kilo samples per second (ksps) conversion speed
- Up to 16 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample-and-Hold Amplifier (SHA)
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- · Eight conversion result format options
- Operation during CPU SLEEP and IDLE modes

A block diagram of the 10-bit ADC is shown in Figure 22-1. The 10-bit ADC can have up to 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references. The actual number of analog input pins and external voltage reference input configuration will depend on the specific PIC32MX device. Refer to the device data sheet for further details. The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).

The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight, 32-bit output formats when it is read from the result buffer.



FIGURE 22-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

22.1 Control Registers

The ADC module includes the following Special Function Registers (SFRs):

The AD1CON1, AD1CON2 and AD1CON3 registers control the operation of the ADC module.

- AD1CON1: ADC Control Register 1 AD1CON1CLR, AD1CON1SET, AD1CON1INV: Atomic Bit Manipulation, Write-only Registers for AD1CON1.
- AD1CON2: ADC Control Register 2 AD1CON2CLR, AD1CON2SET, AD1CON2INV: Atomic Bit Manipulation, Write-only Registers for AD1CON2.
- AD1CON3: ADC Control Register 3 AD1CON3CLR, AD1CON3SET, AD1CON3INV: Atomic Bit Manipulation, Write-only Registers for AD1CON3.

The AD1CHS register selects the input pins to be connected to the SHA.

• AD1CHS: ADC Input Channel Select Register AD1CHSCLR, AD1CHSSET, AD1CHSINV: Atomic Bit Manipulation, Write-only Registers for AD1CHS.

The AD1PCFG register configures the analog input pins as analog inputs or as digital I/O.

 AD1PCFG: ADC Port Configuration Register AD1PCFGCLR, AD1PCFGSET, AD1PCFGINV: Atomic Bit Manipulation, Write-only Registers for AD1PCFG. The AD1CSSL register selects inputs to be sequentially scanned.

 AD1CSSL: ADC Input Scan Selection Register AD1CSSLCLR, AD1CSSLSET, AD1CSSLINV: Atomic Bit Manipulation, Write-only Registers for AD1CSSL.

The ADC module also has the following associated bits for interrupt control:

- Interrupt Request Flag Status bit (AD1IF) in IFS1: Interrupt Flag Status Register 1
- Interrupt Enable Control bit (AD1IE) in IEC1: Interrupt Enable Control Register 1
- Interrupt Priority Control bits (AD1IP<2:0>) and (AD1IS<1:0>) in IPC6: Interrupt Priority Control Register 6

22.1.1 SPECIAL FUNCTION REGISTERS ASSOCIATED WITH THE 10-BIT ADC

Table 22-1 provides a summary of all ADC-related registers, including their addresses and formats. Corresponding registers appear after the summary, followed by a detailed description of each register. All unimplemented registers and/or bits within a register read as zeros.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|------------|-------|---|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_9000 | AD1CON1 | 31:24 | _ | _ | — | — | — | — | — | — |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | ON | FRZ | SIDL | _ | _ | FORM2 | FORM1 | FORM0 |
| | | 7:0 | SSRC2 | SSRC1 | SSRC0 | CLRASAM | _ | ASAM | SAMP | DONE |
| BF80_9004 | AD1CON1CLR | 31:0 | | Write | clears selected | bits in AD1CC | ON1, read yield | ls undefined va | alue | |
| BF80_9008 | AD1CON1SET | 31:0 | | Write | sets selected | bits in AD1CO | N1, read yields | s undefined val | ue | |
| BF80_900C | AD1CON1INV | 31:0 | | Write i | inverts selecte | d bits in AD1C | ON1, read yiek | ds undefined v | alue | |
| BF80_9010 | AD1CON2 | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | — | — | — | — | — |
| | | 15:8 | VCFG2 | VCFG1 | VCFG0 | OFFCAL | — | CSCNA | — | — |
| | | 7:0 | BUFS | _ | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM | ALTS |
| BF80_9014 | AD1CON2CLR | 31:0 | | Write | clears selected | bits in AD1CC | DN2, read yield | ls undefined va | alue | |
| BF80_9018 | AD1CON2SET | 31:0 | | Write | sets selected | bits in AD1CO | N2, read yields | undefined val | ue | |
| BF80_901C | AD1CON2INV | 31:0 | | Write i | inverts selecte | d bits in AD1C | ON2, read yiek | ds undefined va | alue | |
| BF80_9020 | AD1CON3 | 31:24 | _ | — | _ | — | — | — | _ | _ |
| | | 23:16 | _ | _ | _ | — | _ | — | _ | _ |
| | | 15:8 | ADRC | _ | _ | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 |
| | | 7:0 | ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| BF80_9024 | AD1CON3CLR | 31:0 | | Write | clears selected | bits in AD1CC | DN3, read yield | ls undefined va | alue | |
| BF80_9028 | AD1CON3SET | 31:0 | | Write | sets selected | bits in AD1CO | N3, read yields | undefined val | ue | |
| BF80_902C | AD1CON3INV | 31:0 | Write inverts selected bits in AD1CON3, read yields undefined value | | | | | | | |
| BF80_9040 | AD1CHS | 31:24 | CH0NB | — | — | — | CH0SB3 | CH0SB2 | CH0SB1 | CH0SB0 |
| | | 23:16 | CH0NA | _ | _ | _ | CH0SA3 | CH0SA2 | CH0SA1 | CH0SA0 |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 7:0 | _ | _ | _ | _ | _ | _ | _ | _ |
| BF80_9044 | AD1CHSCLR | 31:0 | | Write | clears selecte | d bits in AD1C | HS, read yields | s undefined va | lue | |
| BF80_9048 | AD1CHSSET | 31:0 | | Write | e sets selected | bits in AD1CH | IS, read yields | undefined valu | le | |
| BF80_904C | AD1CHSINV | 31:0 | | Write | inverts selecte | d bits in AD1C | HS, read yield | s undefined va | lue | |
| BF80_9060 | AD1PCFG | 31:24 | _ | — | — | — | — | — | _ | — |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | PCFG15 | PCFG14 | PCFG13 | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 |
| | | 7:0 | PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| BF80_9064 | AD1PCFGCLR | 31:0 | | Write | clears selected | d bits in AD1P0 | CFG, read yield | ls undefined va | alue | 1 |
| BF80_9068 | AD1PCFGSET | 31:0 | | Write | e sets selected | bits in AD1PC | FG, read yields | undefined val | ue | |
| BF80_906C | AD1PCFGINV | 31:0 | | Write | inverts selecte | d bits in AD1P0 | CFG, read yield | ls undefined va | alue | |
| BF80_9050 | AD1CSSL | 31:24 | _ | — | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| | | 15:8 | CSSL15 | CSSL14 | CSSL13 | CSSL12 | CSSL11 | CSSL10 | CSSL9 | CSSL8 |
| | | | | | | | | | | |

TABLE 22-1: ADC SFR SUMMARY

| TABLE ZZ | -1. ADC | | SUMMAR | | | | | | | | | |
|--------------------|------------|------|-------------------|--|-----------------|-----------------|-----------------|-----------------|------|--|--|--|
| Virtual Address | Name | | Bit 31/23/15/7 | | | | | | | | | |
| BF80_9054 | AD1CSSLCLR | 31:0 | | Write clears selected bits in AD1CSSL, read yields undefined value | | | | | | | | |
| BF80_9058 | AD1CSSLSET | 31:0 | | Write | e sets selected | bits in AD1CS | SL, read yields | s undefined val | ue | | | |
| BF80_905C | AD1CSSLINV | 31:0 | | Write | inverts selecte | d bits in AD1C | SSL, read yield | ds undefined va | alue | | | |
| BF80_9070 | ADC1BUF0 | 31:0 | | | ADC R | esult Word 0 (A | ADC1BUF0<3 | 1:0>) | | | | |
| BF80_9080 | ADC1BUF1 | 31:0 | | | ADC R | esult Word 1 (A | ADC1BUF1<3 | 1:0>) | | | | |
| BF80_9090 | ADC1BUF2 | 31:0 | | | ADC R | esult Word 2 (A | ADC1BUF2<3 | 1:0>) | | | | |
| BF80_90A0 | ADC1BUF3 | 31:0 | | | ADC R | esult Word 3 (A | ADC1BUF3<3 | 1:0>) | | | | |
| BF80_90B0 | ADC1BUF4 | 31:0 | | | ADC R | esult Word 4 (A | ADC1BUF4<3 | 1:0>) | | | | |
| BF80_90C0 | ADC1BUF5 | 31:0 | | | ADC R | esult Word 5 (A | ADC1BUF5<3 | 1:0>) | | | | |
| BF80_90D0 | ADC1BUF6 | 31:0 | | | ADC R | esult Word 6 (A | ADC1BUF6<3 | 1:0>) | | | | |
| BF80_90E0 | ADC1BUF7 | 31:0 | | | ADC R | esult Word 7 (A | ADC1BUF7<3 | 1:0>) | | | | |
| BF80_90F0 | ADC1BUF8 | 31:0 | | | ADC R | esult Word 8 (A | ADC1BUF8<3 | 1:0>) | | | | |
| BF80_9100 | ADC1BUF9 | 31:0 | | | ADC R | esult Word 9 (A | ADC1BUF9<3 | 1:0>) | | | | |
| BF80_9110 | ADC1BUFA | 31:0 | | | ADC R | esult Word A (A | ADC1BUFA<3 | 1:0>) | | | | |
| BF80_9120 | ADC1BUFB | 31:0 | | | ADC R | esult Word B (A | ADC1BUFB<3 | 1:0>) | | | | |
| BF80_9130 | ADC1BUFC | 31:0 | | | ADC R | esult Word C (A | ADC1BUFC<3 | 1:0>) | | | | |
| BF80_9140 | ADC1BUFD | 31:0 | | | ADC R | esult Word D (A | ADC1BUFD<3 | 1:0>) | | | | |
| BF80_9150 | ADC1BUFE | 31:0 | | | ADC R | esult Word E (A | ADC1BUFE<3 | 1:0>) | | | | |
| BF80_9160 | ADC1BUFF | 31:0 | | | ADC R | esult Word F (A | ADC1BUFF<3 | 1:0>) | | | | |

TABLE 22-1: ADC SFR SUMMARY (CONTINUED)

TABLE 22-2: ADC INTERRUPT REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------------------------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1040 | IFS1 | 7:0 | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| BF88_1070 | IEC1 | 7:0 | SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| BF88_10F0 | IPC6 | 31:24 | — | — | — | | AD1IP<2:0> | | AD1IS- | <1:0> |
| Note 1: | This summary ta Manual (DS6113 | | | | | tain to the ADC | C peripheral. R | efer to the PIC | 32MX Family | Reference |

| REGISTER 2 | 2-1: AD1CC | DN1: ADC CC | ONTROL REG | DISTER 1 | | | | | | |
|--------------|---|--|---|--|---|---|-----------|--|--|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | |
| | — | — | — | — | | — | — | | | |
| bit 31 | | | | | | | bit 24 | | | |
| r-x | r-x | ſ-X | r-x | r-x | r-x | r-x | r-x | | | |
| — | — | — | — | — | — | — | | | | |
| bit 23 | | | | | | | bit 16 | | | |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | | | |
| ON | FRZ | SIDL | — | _ | | FORM<2:0> | | | | |
| bit 15 | | | | | | | bit 8 | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | R/W-0 | R/W-0 | R/C-0 | | | |
| | SSRC<2:0> | | CLRASAM | | ASAM | SAMP | DONE | | | |
| bit 7 | | | | | | | bit 0 | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit | | | |
| U = Unimpler | | | at POR: ('0', '1 | e | | | | | | |
| | | | | , x = 011010 | | | | | | |
| bit 31-16 | Reserved: Wr | ite '0'; ignore i | ead | | | | | | | |
| bit 15 | ON: ADC Ope | rating Mode b | it | | | | | | | |
| | 1 = A/D conve | | operating | | | | | | | |
| | 0 = A/D conve | | | | | | | | | |
| bit 14 | FRZ: Freeze in | - | | | | | | | | |
| | 0 = Continue o | operation wher | CPU enters Deb CPU enters D Dug Exception r | ebug Excepti | | nal mode. | | | | |
| bit 13 | | | 5 | , , , , , , , , , , , , , , , , , , , | | | | | | |
| | SIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode | | | | | | | | | |
| | | | on in Idle mode | | | | | | | |
| bit 12-11 | Reserved: Wr | ite '0'; ignore i | ead | | | | | | | |
| bit 10-8 | FORM<2:0>: | Data Output F | ormat bits | | | | | | | |
| | 010 = Fractior 001 = Signed 000 = Integer 111 = Signed 110 = Fractior 101 = Signed | nal 16-bit (DOU Integer 16-bit 16-bit (DOUT Fractional 32- nal 32-bit (DOU Integer 32-bit | JT = 0000 000 (DOUT = 0000 = 0000 0000 bit (DOUT = sd JT = dddd ddd (DOUT = ssss | 00 0000 00 0000 0000 0000 0000 dd dddd dd dd dd00 00 ssss sss | bbs 0000 000 bbbb 00bb 00 2 ssss 0000 db bb00 0000 000 0000 000 00 0000 00 | dd00 0000) sssd dddd d ddd dddd) 0 0000 0000 0000 0000) sssd dddd dd | ddd)) | | | |
| bit 7-5 | SSRC<2:0>: (| Conversion Tri | gger Source Se | elect bits | | | | | | |
| | 111 = Internal 110 = Reserve 101 = Reserve 010 = Reserve 011 = Reserve 010 = Timer 3 001 = Active t | counter ends ed ed ed ed period match ransition on IN | sampling and s ends sampling | tarts convers and starts co mpling and st | tarts conversion | rt) | | | | |

| REGISTER | 22-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED) |
|----------|---|
| bit 4 | CLRASAM: Stop Conversion Sequence bit (when the first A/D converter interrupt is generated) 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated. 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence |
| bit 3 | Reserved: Write '0'; ignore read |
| bit 2 | ASAM: ADC Sample Auto-Start bit |
| | 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set. 0 = Sampling begins when SAMP bit is set |
| bit 1 | SAMP: ADC Sample Enable bit |
| | 1 = The ADC SHA is sampling 0 = The ADC sample/hold amplifier is holding When ASAM = 0, writing '1' to this bit starts sampling. When SSRC = 000, writing '0' to this bit will end sampling and start conversion. |
| bit 0 | DONE: A/D Conversion Status bit |
| | 1 = A/D conversion is done 0 = A/D conversion is not done or has not started Clearing this bit will not affect any operation in progress. Note: The DONE bit is not persistent in automatic modes. It is cleared by hardware at the beginning of the next sample. |

| REGISTER 22-2: | AD1C | ON2: ADC CO | NTROL RE | GISTER 2 | |
|----------------|------|-------------|----------|----------|--|
| r-x | r-x | r-x | r-x | r-x | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
|------------------|--|--------------------|------------------|-----------------|--------------------------------------|-------------------|--------|--|
| | | | — | | | — | _ | |
| bit 31 | | | | | | | bit 24 | |
| | | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| | — | — | — | | — | — | — | |
| bit 23 | | | | | | | bit 16 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | r-x | R/W-0 | r-x | r-x | |
| 1 1 4 7 | VCFG<2:0> | | OFFCAL | | CSCNA | — | — | |
| bit 15 | | | | | | | bit 8 | |
| D.O. | | DAMO | | DAVA | DAMO | DANIO | DAMO | |
| R-0 BUFS | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| bit 7 | — | | SIMP | l<3:0> | | BUFM | ALTS | |
| DIL 7 | | | | | | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit | |
| U = Unimplem | | | at POR: ('0', '' | • | | | Sit | |
| | | | ati 01. (0, | | | | | |
| bit 31-16 | Reserved: Wr | ite '0': ianore i | read | | | | | |
| bit 15-13 | | - | nce Configurat | tion bits | | | | |
| | | - | ; VR+ | | C Vr- |] | | |
| | 000 | AV | /DD | A | Vss | = | | |
| | 001 | External | VREF+ pin | | Vss | _ | | |
| | 010 | | /DD | Externa | l VREF- pin | - | | |
| | 011 | External | VREF+ pin | | I VREF- pin | - | | |
| | 1xx | | /DD | | Vss | - | | |
| bit 12 | OFFCAL: Inpu | ut Offset Calib | ation Mode Se | elect bit | | J | | |
| | 1 = Enable Of | | | | | | | |
| | VINH and V | VINL of the SH | A are connecte | ed to VR- | | | | |
| | 0 = Disable Of | | | | 4040001 | | | |
| hit 11 | | | re controlled by | y ADTCHS of | ADICSSL | | | |
| bit 11 bit 10 | Reserved: Wr | | | | | | | |
| DIL TO | 1 = Scan input | | ons for CHU+ S | HA INPUT FOR IN | IUX A Input Mu | itipiexer Setting | j dit | |
| | 0 = Do not sca | | | | | | | |
| bit 9-8 | Reserved: Wr | - | read | | | | | |
| bit 7 | BUFS: Buffer | Fill Status bit | | | | | | |
| | | | | | | | | |
| | Only valid when $BUFM = 1$ (ADRES split into 2 x 8-word buffers). 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7 | | | | | | | |
| | | | | | | | | |
| bit 6 | | rrently filling be | uffer 0x0-0x7, ι | | cess data in 0x0 cess data in 0x8 | | | |

REGISTER 22-2: AD1CON2: ADC CONTROL REGISTER 2 (CONTINUED)

| bit 5-2 | SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits |
|---------|---|
| | 1111 = Interrupts at the completion of conversion for each 16 th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15 th sample/convert sequence |
| | 0001 = Interrupts at the completion of conversion for each 2 nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence |
| bit 1 | BUFM: ADC Result Buffer Mode Select bit |
| | 1 = Buffer configured as two 8-word buffers, ADC1BUF(70), ADC1BUF(158) 0 = Buffer configured as one 16-word buffer ADC1BUF(150.) |
| bit 0 | ALTS: Alternate Input Sample Mode Select bit |
| | 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples |

0 = Always use MUX A input multiplexer settings

REGISTER 22-3: AD1CON3: ADC CONTROL REGISTER 3

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|---------------------------------|--|---|--|--------------------------|-------------|--------------|--------|
| — | — | | — | — | _ | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | _ | — | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ADRC | | _ | | 1010 0 | SAMC<4:0> | 10000 | 1010 |
| bit 15 | | | | | 0/11/0<4.02 | | bit 8 |
| | | | | | | | Dit 0 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | ADCS | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknov | wn) | | |
| bit 31-16 | | ita (oli ignara i | | | | | |
| | Reserved: Wr | ile U. Idnore i | ead | | | | |
| bit 15 | Reserved: Wr ADRC: ADC (| | | | | | |
| bit 15 | Reserved: Wr ADRC: ADC (1 = ADC interr | Conversion Clo | | | | | |
| bit 15 | ADRC: ADC (| Conversion Clo nal RC clock | ock Source bit | ck (PBClock) | | | |
| | ADRC: ADC O 1 = ADC inter | Conversion Clo nal RC clock ved from Perip | ock Source bit heral Bus Cloo | ck (PBClock) | | | |
| bit 15 bit 14-13 bit 12-8 | ADRC: ADC (1 = ADC intern 0 = Clock deri | Conversion Clo nal RC clock ved from Perip ite '0'; ignore r | ock Source bit heral Bus Cloo read | ck (PBClock) | | | |
| bit 14-13 | ADRC: ADC C 1 = ADC intern 0 = Clock deriv Reserved: Wr SAMC<4:0>: 1 11111 = 31 T/ | Conversion Clo nal RC clock ved from Perip ite '0'; ignore r Auto-Sample T | ock Source bit heral Bus Cloo read | ck (PBClock) | | | |
| bit 14-13 | ADRC: ADC C 1 = ADC intern 0 = Clock deriv Reserved: Wr SAMC<4:0>: 1 11111 = 31 T/ | Conversion Clo nal RC clock ved from Perip ite '0'; ignore r Auto-Sample T AD | ock Source bit heral Bus Cloo read | ck (PBClock) | | | |
| bit 14-13 | ADRC: ADC C 1 = ADC intern 0 = Clock deriv Reserved: Wr SAMC<4:0>: 1 11111 = 31 T/ | Conversion Clo nal RC clock ved from Perip ite '0'; ignore r Auto-Sample T AD | ock Source bit oheral Bus Cloo read Fime bits | ck (PBClock) | | | |
| bit 14-13 bit 12-8 | ADRC: ADC C 1 = ADC intern 0 = Clock deriv Reserved: Wr SAMC<4:0>: . 11111 = 31 T/ 00001 = 1 TAR | Conversion Clo nal RC clock ved from Perip ite '0'; ignore i Auto-Sample T AD | ock Source bit heral Bus Cloo read Fime bits | | | | |
| bit 14-13 | ADRC: ADC C 1 = ADC intern 0 = Clock deri Reserved: Wr SAMC<4:0>: . 11111 = 31 T/ 00001 = 1 TAR 00000 = 0 TAR | Conversion Clo nal RC clock ved from Perip ite '0'; ignore i Auto-Sample T AD O (Not allowed) ADC Conversio | ock Source bit heral Bus Cloo read Fime bits) on Clock Selec | t bits | ιD | | |
| bit 14-13 bit 12-8 | ADRC: ADC C 1 = ADC intern 0 = Clock deri Reserved: Wr SAMC<4:0>: . 11111 = 31 Tr 00001 = 1 Tat 00000 = 0 Tat ADCS<7:0>: . | Conversion Clo nal RC clock ved from Perip ite '0'; ignore n Auto-Sample T AD O (Not allowed ADC Conversion TPB • (ADCS<7 | ock Source bit wheral Bus Cloo read Fime bits) on Clock Selec 7:0> + 1) • 2 = 5 | t bits 512 ∙ TPB = TA | D | | |

| R/W-0 | r-x | r-x | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|---|--|---|-----------------|---------------------------------|--------------|--------|
| CH0NB | | | _ | | CHOSE | 3<3:0> | |
| bit 31 | | | | | | | bit 24 |
| DAMO | | | | DAMO | DAMO | D/M/ O | DAMO |
| R/W-0 CH0NA | r-x | r-x | r-x | R/W-0 | R/W-0 CH0S/ | R/W-0 | R/W-0 |
| bit 23 | | | — | | CH03/ | 4<3.0> | bit 1 |
| 511 25 | | | | | | | Dit I |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | | — | — | — | | _ | — |
| bit 15 | | | | | | | bit 8 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | _ | _ | _ | _ | _ | — |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | 1.1 | | | | 1.11 |
| R = Readabl | le bit | W = Writable | | | | | |
| | | | | P = Program | | r = Reserved | DIL |
| U = Unimple | | | | '1', x = Unknov | | r = Reserved | bit |
| U = Unimple bit 31 | | -n = Bit Value | e at POR: ('0', | '1', x = Unknov | | r = Reserved | |
| · | mented bit | -n = Bit Value | e at POR: ('0', ect for MUX B | '1', x = Unknov | | r = Reserved | Dit |
| · | mented bit CH0NB: Nega | -n = Bit Value ative Input Sele | e at POR: ('0', ect for MUX B at is AN1 | '1', x = Unknov | | r = Reserved | |
| bit 31 | mented bit CH0NB: Nega 1 = Channel 0 | -n = Bit Value ative Input Sele negative input negative input | ect for MUX B tit is AN1 it is VR- | '1', x = Unknov | | r = Reserved | |
| · | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore | e at POR: ('0', ect for MUX B at is AN1 at is VR- read | '1', x = Unknov | | r = Reserved | |
| bit 31 bit 30-28 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in | e at POR: ('0', ect for MUX B at is AN1 at is VR- read t Select for M nput is AN15 | '1', x = Unknov | | r = Reserved | UII |
| bit 31 bit 30-28 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1110 = Chanr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive in | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 | '1', x = Unknov | | r = Reserved | |
| bit 31 bit 30-28 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive in | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 | '1', x = Unknov | | r = Reserved | |
| bit 31 bit 30-28 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1110 = Chanr 1101 = Chanr 0001 = Chanr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive in nel 0 positive in nel 0 positive in | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 | '1', x = Unknov | | r = Reserved | UII |
| bit 31 bit 30-28 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1110 = Chanr 1101 = Chanr 0001 = Chanr 0000 = Chanr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive i nel 0 positive i nel 0 positive i | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN1 | '1', x = Unknov | wn) | r = Reserved | |
| bit 31 bit 30-28 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1110 = Chanr 1101 = Chanr 0001 = Chanr 0000 = Chanr CH0NA: Nega | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive in | e at POR: ('0', ect for MUX B at is AN1 at is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN0 ect for MUX A | '1', x = Unknov | wn) | r = Reserved | UII |
| bit 31 bit 30-28 bit 27-24 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1101 = Chanr 1001 = Chanr 0001 = Chanr 0000 = Chanr CH0NA: Nega 1 = Channel 0 | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive in | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN1 nput is AN0 ect for MUX A it is AN1 | '1', x = Unknov | wn) | r = Reserved | UII |
| bit 31 bit 30-28 bit 27-24 bit 23 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1110 = Chanr 1101 = Chanr 0001 = Chanr 0000 = Chanr CH0NA: Nega | -n = Bit Value ative Input Sele negative inpu- negative inpu- rite '0'; ignore Positive Inpu- nel 0 positive in nel 0 positive i nel 0 positiv | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN1 nput is AN1 nput is AN0 ect for MUX A it is AN1 it is VR- | '1', x = Unknov | wn) | r = Reserved | UII |
| bit 31 bit 30-28 bit 27-24 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1101 = Chanr 1001 = Chanr 0001 = Chanr 0000 = Chanrel 0 0 = Channel 0 Reserved: Wr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive i nel 0 positiv | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN15 nput is AN13 nput is AN1 nput is AN1 nput is AN1 nput is AN1 nput is AN1 it is VR- read | '1', x = Unknov | wn) tting bit ⁽²⁾ | T = Reserved | |
| bit 31 bit 30-28 bit 27-24 bit 23 bit 22-20 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1101 = Chanr 1001 = Chanr 0001 = Chanr 0000 = Chanrel 0 0 = Channel 0 Reserved: Wr | -n = Bit Value ative Input Sele negative input negative input rite '0'; ignore Positive Input nel 0 positive in nel 0 positive input negative input | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN1 nput is AN1 nput is AN1 nput is AN1 it is VR- read t Select for M | '1', x = Unknov | wn) tting bit ⁽²⁾ | T = Reserved | |
| bit 31 bit 30-28 bit 27-24 bit 23 bit 22-20 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1101 = Chanr 1001 = Chanr 0001 = Chanr 0000 = Chanr 0000 = Chanrel 0 0 = Channel 0 0 = Channel 0 0 = Channel 0 0 = Channel 0 CH0SA<3:0>: | -n = Bit Value ative Input Sele negative input negative input ite '0'; ignore Positive Input nel 0 positive in nel 0 positive in negative input negative input rite '0'; ignore Positive Input inel 0 positive input negative Input negative input negative input negative input ine 0 positive input negative inp | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN1 nput is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 | '1', x = Unknov | wn) tting bit ⁽²⁾ | r = Reserved | |
| bit 31 bit 30-28 bit 27-24 bit 23 bit 22-20 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1100 = Chanr 1101 = Chanr 0001 = Chanr 0000 = Chanr 0000 = Chanrel 0 0 = Channel 0 0 = Channel 0 0 = Channel 0 0 = Channel 0 1 = Channel 0 0 = Chanrel 0 Reserved: Wr CH0SA<3:0>: 1111 = Chanr 1100 = Chanr 1101 = Chanr 1101 = Chanr | -n = Bit Value ative Input Sele negative inpu- negative inpu- rite '0'; ignore Positive Inpu- nel 0 positive in nel 0 positive in negative inpu- rite '0'; ignore Positive Input negative Inpu- negative Inpu- | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN1 ect for MUX A it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 | '1', x = Unknov | wn) tting bit ⁽²⁾ | T = Reserved | |
| bit 31 bit 30-28 bit 27-24 bit 23 bit 22-20 | mented bit CH0NB: Nega 1 = Channel 0 0 = Channel 0 Reserved: Wr CH0SB<3:0>: 1111 = Chanr 1101 = Chanr 1001 = Chanr 0001 = Chanr 0000 = Chanr 0000 = Chanrel 0 0 = Channel 0 0 = Channel 0 0 = Channel 0 1 = Channel 0 | -n = Bit Value ative Input Sele negative inpu- negative inpu- rite '0'; ignore Positive Inpu- nel 0 positive in nel 0 positive inpu- rite '0'; ignore Positive Input Sele negative inpu- rite '0'; ignore Positive Input nel 0 positive inpu- rite '0'; ignore Positive Input nel 0 positive in nel 0 positive in | e at POR: ('0', ect for MUX B it is AN1 it is VR- read t Select for M nput is AN15 nput is AN14 nput is AN13 nput is AN1 nput is AN1 it is VR- read t Select for M nput is AN15 nput is AN15 nput is AN14 nput is AN13 nput is AN13 | '1', x = Unknov | wn) tting bit ⁽²⁾ | T = Reserved | |

| -5: AD1PC | FG: ADC PC | ORT CONFIG | JURATION R | EGISTER | | | |
|-----------------------------|---|---|--|---|---|--|--|
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | |
| | — | — | — | — | | — | |
| | | | | | | bit 24 | |
| | | | | | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | |
| | | | | _ | | | |
| | | | | | | bit 16 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| PCFG14 | PCFG13 | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 | |
| | | | | | | bit 8 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W | R/W-0 | |
| PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | |
| | • | | | | · | bit 0 | |
| | | | | | | | |
| Legend: R = Readable bit | | W = Writable bit | | P = Programmable bit | | r = Reserved bit | |
| nted bit | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | |
| | r-0 — r-0 — R/W-0 PCFG14 R/W-0 PCFG6 | r-0 r-0 r-0 r-0 R/W-0 R/W-0 PCFG14 PCFG13 R/W-0 R/W-0 PCFG6 PCFG5 it W = Writable | r-0 r-0 r-0 r-0 r-0 r-0 R/W-0 R/W-0 R/W-0 PCFG14 PCFG13 PCFG12 R/W-0 R/W-0 R/W-0 PCFG6 PCFG5 PCFG4 it W = Writable bit | r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0 R/W-0 R/W-0 R/W-0 R/W-0 PCFG14 PCFG13 PCFG12 PCFG11 R/W-0 R/W-0 R/W-0 R/W-0 PCFG6 PCFG5 PCFG4 PCFG3 it W = Writable bit P = Program | r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PCFG14 PCFG13 PCFG12 PCFG11 PCFG10 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 it W = Writable bit P = Programmable bit P | r-0 r-0 r-0 r-0 r-0 r-0 - - - - - - - r-0 r-0 r-0 r-0 r-0 - - r-0 r-0 r-0 r-0 r-0 r-0 - - - - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PCFG14 PCFG13 PCFG12 PCFG11 PCFG10 PCFG9 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 it W = Writable bit P = Programmable bit r = Reserved | |

bit 31-16 **Reserved:** Reserved for future use, maintain as '0'

bit 15-0 PCFG<15:0>: Analog Input Pin Configuration Control bits

1 = Analog input pin in Digital mode, port read input enabled, ADC input multiplexer input for this analog input connected to AVss

0 = Analog input pin in Analog mode, digital port read will return as a '1' without regard to the voltage on the pin, ADC samples pin voltage

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
|-----------------------|------------|--|--------|----------------------|--------|------------------|--------|--|
| — | — | — | _ | — | — | — | — | |
| bit 31 | | | | | | | bit 24 | |
| W \/ | 2 V | P \/ | | M V | | 5 \/ | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | |
| bit 23 | | | | | | | bit 16 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| CSSL15 | CSSL14 | CSSL13 | CSSL12 | CSSL11 | CSSL10 | CSSL9 | CSSL8 | |
| bit 15 | | | | | | | bita | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W | R/W-0 | |
| CSSL7 | CSSL6 | CSSL5 | CSSL4 | CSSL3 | CSSL2 | CSSL1 | CSSL0 | |
| bit 7 | | | | | | · | bit (| |
| Legend: | | | | | | | | |
| R = Readable bit | | W = Writable bit | | P = Programmable bit | | r = Reserved bit | | |
| U = Unimplemented bit | | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | |

bit 31-16 **Reserved:** Write '0'

bit 15-0 CSSL<15:0>: ADC Input Pin Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

22.2 ADC Operation, Terminology, and Conversion Sequence

This section will describe the operation the A/D converter, the steps required to configure the converter, describe the special feature of the module, and provide examples of ADC configuration with timing diagrams and charts showing the expected output of the converter.

22.2.1 OVERVIEW OF OPERATION

Analog sampling consists of two steps: acquisition and conversion (see Figure 22-2). During acquisition the analog input pin is connected to the Sample and Hold Amplifier (SHA). After the pin has been sampled for a sufficient period, the sample voltage is equivalent to the input, the pin is disconnected from the SHA to provide a stable input voltage for the conversion process. The conversion process then converts the analog sample voltage to a binary representation.

An overview of the ADC is presented in Figure 22-1. The 10-bit A/D converter has a single SHA. The SHA is connected to the analog input pins via the analog input MUXs, MUX A and MUX B. The analog input MUXs are controlled by the AD1CHS register. There are two sets of MUX control bits in the AD1CHS register. These two sets of control bits allow the two different analog input to be independently controlled. The A/D converter can optionally switch between MUX A and MUX B configurations between conversions. The A/D converter can also optionally scan through a series of analog inputs using a single MUX. Acquisition time can be controlled manually or automatically. The acquisition time may be started manually by setting the SAMP bit (AD1CON1<1>), and ended manually by clearing the SAMP in the user software. The acquisition time may be started automatically by the A/D converter hardware and ended automatically by a conversion trigger source. The acquisition time is set by the SAMC bits (AD1CON3<12:8>). The SHA has a minimum acquisition period. Refer to the device data sheet for acquisition time specifications

Conversion time is the time required for the A/D converter to convert the voltage held by the SHA. The A/D converter requires one ADC clock cycle (TAD) to convert each bit of the result, plus two additional clock cycles. Therefore, a total of 12 TAD cycles are required to perform the complete conversion. When the conversion time is complete, the result is written into one of the 16 ADC result registers (ADC1BUF0...ADC1BUFF).

The sum of the acquisition time and the A/D conversion time provides the total sample time (refer to Figure 22-2). There are multiple input clock options for the A/D converter that are used to create the TAD clock. The user must select an input clock option that does not violate the minimum TAD specification.

The sampling process can be performed once, periodically, or based on a trigger as defined by the module configuration.

FIGURE 22-2: ADC SAMPLE/CONVERSION SEQUENCE


The start time for sampling can be controlled in software by setting the SAMP control bit. The start of the sampling time can also be controlled automatically by the hardware. When the A/D converter operates in the Auto-Sample mode, the SHA is reconnected to the analog input pin at the end of the conversion in the sample/convert sequence. The auto-sample function is controlled by the ASAM control bit (AD1CON1<2>).

The conversion trigger source ends the sampling time and begins an A/D conversion or a sample/convert sequence. The conversion trigger source is selected by the control bits SSRC<2:0> (AD1CON1<7:5>). The conversion trigger can be taken from a variety of hardware sources, or can be controlled manually in software by clearing the SAMP control bit. One of the conversion trigger sources is an auto-conversion. The time between auto-conversions is set by a counter and the ADC clock. The Auto-Sample mode and auto-conversion trigger can be used together to provide endless automatic conversions without software intervention.

An interrupt may be generated at the end of each sample sequence or multiple sample sequences as determined by the value of the SMPI<3:0> (AD1CON2<5:2>). The number of sample sequences between interrupts can vary between 1 and 16. The user should note that the A/D conversion buffer holds the results of a single conversion sequence. The next sequence starts filling the buffer from the top even if the number of samples in the previous sequence was less than 16. The total number of conversion results between interrupts is the SMPI value. The total number of conversions between interrupts cannot exceed the physical buffer length.

22.3 ADC Module Configuration

Operation of the ADC module is directed through bit settings in the appropriate registers. The following instructions summarize the actions and the settings. Options and details for each configuration step are provided in subsequent sections.

- 1. To configure the ADC module, perform the following steps:
 - A-1. Configure analog port pins in AD1PCFG<15:0>, as described in Section 22.3.1 "Configuring Analog Port Pins".
 - B-1. Select the analog inputs to the ADC MUXs in AD1CHS<32:0>, as described in Section 22.3.2 "Selecting the Analog Inputs to the ADC MUXs".
 - C-1. Select the format of the ADC result using FORM<2:0> (AD1CON1<10:8>), as described in Section 22.3.3 "Selecting the Format of the ADC Result".

- C-2. Select the sample clock source using SSRC<2:0> (AD1CON1<7:5>), as described in Section 22.3.3.1 "Selecting the Sample Clock Source".
- D-1. Select the voltage reference source using VCFG<2:0> (AD1CON2<15:13>), as described in Section 22.3.6 "Selecting the Voltage Reference Source".
- D-2. Select the Scan mode using CSCNA (AD1CON2<10>), as described in Section 22.3.7 "Selecting the Scan Mode".
- D-3. Set the number of conversions per interrupt SMPI<3:0> (AD1CON2<5:2>), if interrupts are to be used, as described in Section 22.3.8 "Setting the Number of Conversions per Interrupt".
- D-4. Set Buffer Fill mode using BUFM (AD1CON2<1>), as described in **Section** 22.3.9 "Buffer Fill Mode".
- D-5. Select the MUX to be connected to the ADC in ALTS (AD1CON2<0>), as described in Section 22.3.10 "Selecting the MUX to be Connected to the ADC (Alternating Sample Mode)".
- E-1. Select the ADC clock source using ADRC (AD1CON3<15>), as described in Section 22.3.11 "Selecting the ADC Conversion Clock Source and Prescaler".
- E-2. Select the sample time using SAMC<4:0> (AD1CON3<12:8>), if auto-convert is to be used, as described in Section 22.3.12 "Acquisition Time Considerations".
- E-3. Select the ADC clock prescaler using ADCS<7:0> (AD1CON3<7:0>), as described in Section 22.3.11 "Selecting the ADC Conversion Clock Source and Prescaler".
- F. Turn on ADC module using AD1CON1<15>, as described in **Section 22.3.13 "Turning the ADC On"**.

Note: Steps A through E, above, can be performed in any order, but Step F must be the final step in every case.

- 2. To configure ADC interrupt (if required).
 - A-1. Clear AD1IF bit (IFS1<1>), as described in **Section 8.0 "Interrupts"**.
 - A-2. Select ADC interrupt priority AD1IP<2:0> (IPC<28:26>) and sub priority AD1IS<1:0> (IPC<24:24>), as described in **Section 8.0** "**Interrupts**", if interrupts are to be used.
- 3. Start the conversion sequence by initiating sampling, as described in Section 22.3.14 "Initiating Sampling".

22.3.1 CONFIGURING ANALOG PORT PINS

The AD1PCFG register and the TRISB register control the operation of the ADC port pins.

AD1PCFG specifies the configuration of device pins to be used as analog inputs. A pin is configured as an analog input when the corresponding PCFGn bit (AD1PCFG<n>) = 0. When the bit = 1, the pin is set to digital control. When configured for analog input, the associated port I/O digital input buffer is disabled so it does not consume current. The AD1PCFG register is cleared at Reset, causing the ADC input pins to be configured for analog input by default at Reset.

TRIS registers control the digital function of the port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set, specifying the pin as an input. If the I/O pin associated with an ADC input is configured as an output, the TRIS bit is cleared and the ports digital output level (VOH or VOL) will be converted. After a device Reset, all TRIS bits are set.

Notes: When reading a PORT register that shares pins with the ADC, any pin configured as an analog input reads as a '0' when the PORT latch is read.

Analog levels on any pin that is defined as a digital input (including the AN15:AN0 pins), but is not configured as an analog input, may cause the input buffer to consume current that is out of the device's specification.

22.3.2 SELECTING THE ANALOG INPUTS TO THE ADC MUXS

The AD1CHS register is used to select which analog input pin is connected to MUX A and MUX B. Each MUX has two inputs referred to as the positive and the negative input. The positive input to MUX A is controlled by CH0SA<4:0> and the negative input is controlled by CH0NA. The positive input for MUX B is controlled by CH0SB<4:0> and the negative input is controlled by CH0NB.

The positive input can be selected from any one of the available analog input pins. The negative input can be selected as the ADC negative reference or AN0. The use of AN0 as the negative input allows the ADC to be used in a Unipolar Differential mode. Refer to the device data sheet for AN0 input voltage restrictions when used as a negative reference.

22.3.3 SELECTING THE FORMAT OF THE ADC RESULT

The data in the ADC Result register can be read as one of eight formats. The format is controlled by FORM<2:0> (AD1CON1<10:8>). The user can select from integer, signed integer, fractional or signed fractional as a 16-bit or 32-bit result.

22.3.3.1 Selecting the Sample Clock Source

It is often desirable to synchronize the end of sampling and the start of conversion with some other time event. The ADC module may use one of four sources as a conversion trigger. The selection of the conversion trigger source is controlled by the SSRC<2:0> (AD1CON1<7:5>) bits.

22.3.3.2 Manual Conversion

To configure the ADC to end sampling and start a conversion when SAMP is cleared (= 0), SSRC is set to '000'.

22.3.3.3 Timer Compare Trigger

The ADC is configured for this Trigger mode by setting SSRC<2:0> = 010. When a period match occurs for the 32-bit timer, TMR3/TMR2, or the 16-bit Timer3, a special A/D converter trigger event signal is generated by Timer3.

22.3.3.3.1 External INT0 Pin Trigger

To configure the ADC to begin a conversion on an active transition on the INT0 pin, SSRC<2:0> is set to '001'. The INT0 pin may be programmed for either a rising edge input or a falling edge input to trigger the conversion process.

22.3.3.3.2 Auto-Convert

The ADC can be configured to automatically perform conversions at the rate selected by the Auto-Sample Time bits, SAMC<4:0>. The ADC is configured for this Trigger mode by setting SSRC<2:0> = 111. In this mode, the ADC will perform continuous conversions on the selected channels.

22.3.4 SYNCHRONIZING ADC OPERATIONS TO INTERNAL OR EXTERNAL EVENTS

The modes where an external event trigger pulse ends sampling and starts conversion (SSRC2:SSRC0 = 001, 010 or 011) may be used in combination with auto-sampling (ASAM = 1) to cause the ADC to synchronize the sample conversion events to the trigger pulse source. For example, where SSRC = 010 and ASAM = 1, the ADC will always end sampling and start conversions synchronously with the timer compare trigger event. The ADC will have a sample conversion rate that corresponds to the timer comparison event rate.

22.3.5 SELECTING AUTOMATIC OR MANUAL SAMPLING

Sampling can be started manually or automatically when the previous conversion is complete.

22.3.5.1 Manual

Clearing the ASAM (AD1CON1<2>) bit disables the Auto-Sample mode. Acquisition will begin when the SAMP (AD1CON1<1>) bit is set by software. Acquisition will not resume until the SAMP bit is once again set.

22.3.5.2 Automatic

Setting the ASAM (AD1CON1<2>) bit enables the Auto-Sample mode. In this mode, the sampling will start automatically after the pervious sample has been converted.

22.3.6 SELECTING THE VOLTAGE REFERENCE SOURCE

The user can select the voltage reference for the ADC module. The reference can be internal or external.

The VCFG<2:0> control bits (AD1CON2<15:13>) select the voltage reference for A/D conversions. The upper voltage reference (VR+) and the lower voltage reference (VR-) may be the internal AVDD and AVSS voltage rails, or the VREF+ and VREF- input pins. 22.3.7 SELECTING THE SCAN MODE

The ADC module has the ability to scan through a selected vector of inputs. The CSCNA bit (AD1CON2<10>) enables the MUX A input to be scanned across a selected number of analog inputs.

22.3.7.1 Scan Mode Enable

Scan mode is enabled by setting CSCNA (AD1CON2<10>). When Scan mode is enabled, the positive input of MUX A is controlled by the contents of the AD1CSSL register. Each bit in the AD1CSSL register corresponds to an analog input. Bit 0 corresponds to AN0, bit 1 corresponds to AN1 and so on. If a particular bit in the AD1CSSL register is '1', the corresponding input is part of the scan sequence.

22.3.7.2 Using Scan and Alternate Modes Together

The Scan and Alternate modes may be combined to allow a vector of inputs to be scanned and a single input to be converted every other sample.

This mode is enabled by setting the CSCNA bit = 1, and setting the ALTS (AD1CON2<0>) bit = 1.

The CSCNA bit enables the scan for MUX A, and the CH0SB<3:0> (AD1CHS<27:24>) and CH0NB (AD1CHS<31>) are used to configure the inputs to MUX B. Scanning only applies to the MUX A input selection. The MUX B input selection, as specified by CH0SB<3:0>, will still select a single input.

22.3.8 SETTING THE NUMBER OF CONVERSIONS PER INTERRUPT

The SMPI<3:0> bits (AD1CON2<5:2>) select how many A/D conversions will take place before a CPU interrupt is generated. This also defines the number of locations that will be written in the result buffer stating with ADC1BUF0 (ADC1BUF0 or ADC1BUF8 for Dual Buffer mode). This can vary from 1 sample to 16 samples (1 to 8 samples for Dual Buffer mode). After the interrupt is generated, the sampling sequence restarts; with the result of the first sample being written to the first buffer location.

The data in the result registers will be overwritten by the next sampling sequence. The data in the result buffer must be read before the completion of the first sample after the interrupt is generated.

22.3.9 BUFFER FILL MODE

The Buffer Fill mode allows the output buffer to be used as a single, 16-word buffer or two, 8-word buffers.

When BUFM is '0', the complete 16-word buffer is used for all conversion sequences. Conversion results will be written sequentially in the buffer, starting at ADC1BUF0 until the number of samples as defined by SMPI<3:0> (AD1CON2<5:2>) is reached. The next conversion result will be written to ADC1BUF0 and the process repeats. If the ADC interrupt is enabled, an interrupt will be generated when the number of samples in the buffer equals SMPI<3:0>.

When the BUFM bit (AD1CON2<1>) is '1', the 16-word results buffer (ADRES) will be split into two 8-word groups. Conversion results will be written sequentially into the first buffer starting at ADC1BUF0, BUFS (AD1CON2<7>) will be cleared, until the number of samples as defined by SMPI<3:0> (AD1CON2<5:2>) is reached. The ADC interrupt flag will then be set.

After the ADC interrupt flag is set, the following result will be written sequentially to the second buffer, starting at ADC1BUF8 The next conversion result will be written to the second buffer; starting at ADC1BUF8, BUFS (AD1CON2<7>) will be set until the number of samples as defined by SMPI<3:0> (AD1CON2<5:2>) is reached. The ADC interrupt flag will then be set.

The process then restarts with BUFS = 0 and the results being written to the first buffer.

22.3.10 SELECTING THE MUX TO BE CONNECTED TO THE ADC (ALTERNATING SAMPLE MODE)

The ADC has two input MUXs that connect to the SHA. These MUXs are used to select which analog input is to be sampled. Each of the MUXs have a positive and a negative input.

22.3.10.1 Single Input Selection

The user may select one of up to 16 analog inputs, as determined by the number of analog channels on the device, as the positive input of the SHA. The CH0SA<3:0> bits (AD1CHS<19:16>) select the positive analog input.

The user may select either VR- or AN1 as the negative input. The CH0NA bit (AD1CHS<23>) selects the analog input for the negative input of channel 0. Using AN1 as the negative input allows unipolar differential measurements.

The ALTS bit (AD1CON2<0>) must be clear for this mode of operation.

22.3.10.2 Alternating Input Selections

The ALTS bit causes the module to alternate between the two input MUXs.

The inputs specified by CH0SA<3:0> and CH0NA are called the MUX A inputs. The inputs specified by CH0SB<3:0> and CH0NB are called the MUX B inputs.

When ALTS is '1', the module will alternate between the MUX A inputs on one sample and the MUX B inputs on the subsequent sample. When ALTS is '0', only the inputs specified by CH0SA<3:0> and CH0NA are selected for sampling.

22.3.11 SELECTING THE ADC CONVERSION CLOCK SOURCE AND PRESCALER

The ADC module can use the internal RC oscillator or the PBCLK as the conversion clock source.

When the internal RC oscillator is used as the clock source, ADRC (AD1CON3<15>) = 1, the TAD is the period of the oscillator, no prescaler are used. When using the internal oscillator the ADC can continue to function in SLEEP and in IDLE.

When the PBCLK is used as the conversion clock source, ADRC = 0, the TAD is the period of the PBCLK after the prescaler ADCS<7:0> (AD1CON3<7:0>) is applied.

The A/D converter has a maximum rate at which conversions may be completed. An analog module clock, TAD, controls the conversion timing. The A/D conversion requires 12 clock periods (12 TAD).

The period of the ADC conversion clock is software selected using a 8-bit counter. There are 256 possible options for TAD, specified by the ADCS<7:0> bits (AD1CON3<7:0>).

Equation 22-3 gives the TAD value as a function of the ADCS control bits and the device instruction cycle clock period, TCY.

EQUATION 22-3: ADC CONVERSION CLOCK PERIOD

TAD =
$$2 \bullet (\text{TPB}(\text{AADCS} + 1))$$

ADCS = $(TAD/(2 \bullet TPB)) - 1$

For correct A/D conversions, the ADC conversion clock (TAD) must be selected to meet the minimum TAD time.

EQUATION 22-4: AVAILABLE SAMPLING TIME, SEQUENTIAL SAMPLING

TSMP = Trigger Pulse Interval (TSEQ) – Conversion Time (TCONV) TSMP = TSEQ – TCONV

Note: TSEQ is the trigger pulse interval time.

22.3.12 ACQUISITION TIME CONSIDERATIONS

Different acquisition/conversion sequences provide different times for the sample-and-hold channel to acquire the analog signal. The user must ensure the acquisition time meets the sampling requirements.

When SSRC<2:0> (AD1CON1<7:5>) = 111, the conversion trigger is under ADC clock control. The SAMC<4:0> bits (AD1CON3<12:8>) select the number of TAD clock cycles between the start of acquisition and the start of conversion. This trigger option provides the fastest conversion rates on multiple channels. After the start of acquisition, the module will count a number of TAD clocks specified by the SAMC bits.

22.3.13 TURNING THE ADC ON

When the ON bit (AD1CON1<15>) is '1', the module is in Active mode and is fully powered and functional.

When ON is '0', the module is disabled. The digital and analog portions of the circuit are turned off for maximum current savings.

In order to return to the Active mode from the Off mode, the user must wait for the analog stages to stabilize. For the stabilization time, refer to the Electrical Characteristics section of the device data sheet.

Note: Writing to ADC control bits other than ON (AD1CON1<15>), SAMP (AD1CON1<1>), and DONE (AD1CON1<0>) is not recommended while the A/D converter is running.

22.3.14 INITIATING SAMPLING

22.3.14.1 Manual Mode

In manual sampling, a acquisition is started by writing a '1' to the SAMP (AD1CON1<1>) bit. Software must manually manage the start and end of the acquisition period by setting SAMP and then clearing SAMP after the desired acquisition period has elapsed.

22.3.14.2 Auto-Sample Mode

In Auto-Sample mode, the sampling process is started by writing a '1' to the ASAM (AD1CON1<2>) bit. In Auto-Sample mode, the acquisition period is defined by ADCS<7:0> (AD1CON3<7:0>). Acquisition is automatically started after a conversion is completed. Auto-Sample mode can be used with any trigger source other than manual.

22.3.15 500 KSPS CONFIGURATION GUIDELINE

The configuration for 500 ksps operation is dependent on whether a single input pin or multiple pins will be sampled.

22.3.15.1 500 ksps Configuration Procedure

The following configuration items are required to achieve a 500 ksps conversion rate.

- Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure 22-4.
- Set SSRC<2:0> = 111 in the AD1CON1 register to enable the auto convert option.
- Enable automatic sampling by setting the ASAM control bit in the AD1CON1 register.
- Configure the ADC clock period by writing an ADCS value = 2 to the ADCS<5:0> control bits in the AD1CON3 register. Use the following formula:

FIGURE 22-3: 500 KSPS SAMPLE RATE CALCULATIONS

| System clock of 80MHz and PBDIV = 2 |
|--|
| $TPB = \left(\frac{1}{80MHz}\right) \bullet 2 = 25ns$ |
| $\frac{1}{500}ksps = 2us$ period |
| Calculate number clocks required: sample clocks = 2 (See Table 22-3) therefore SAMPC = 1 convert = 12 ADC clock periods (See Section 22.2.1) |
| sample clocks + convert clocks = $adclks = 14$ |
| Calculate ADC clock period: $\frac{2us}{14} = 143ns = TAD \text{ (ADC clock period)}$ $\frac{143ns}{\left(\frac{1}{40MHz}\right)} = 5.71 \text{ (Desired ADC clock divisor)}$ |
| Calculate desired ADCS value from result |
| $5.71 = (ADCS + 1) \bullet 2$ results in 1.85 |
| closest higher value = 2 |
| closest lower value 1 |
| Calculate Actual sample rate: ADC Clock divisor • adclks • TPB Using ADCS = 1: $\frac{1}{(((ADCS + 1) • 2) • 14) • 25ns)} = 714ksps$ (exceeds device specifications) |
| Using ADCS = 2: results = 476 ksps |
| Conclusion: Select ADCS of 2 |
| |

• Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010.

FIGURE 22-4: CONVERTING 1 CHANNEL AT 400 KSPS, AUTO-SAMPLE START, 2 TAD SAMPLING TIME



22.4 Miscellaneous ADC Functions

The following section describes bits not covered in the previous section.

22.4.1 Aborting Sampling

Clearing the SAMP (AD1CON1<1>) bit while in Manual Sample mode will terminate sampling, but may also start a conversion if SSRC (AD1CON1<7:5>) = 000.

Clearing the ASAM (AD1CON1<2>) bit while in Auto-Sample mode will not terminate an ongoing acquire/convert sequence, however, sampling will not automatically resume after the current sample is converted.

22.4.2 ABORTING A CONVERSION

Clearing the ON (AD1CON1<15>) bit during a conversion will abort the current conversion. The ADC Result register will NOT be updated with the partially completed A/D conversion sample. That is, the corresponding result buffer location will continue to contain the value of the last completed conversion (or the last value written to the buffer).

22.4.3 BUFFER FILL STATUS

When the conversion result buffer is split using the BUFM control bit, the BUFS Status bit (AD1CON2<7>) indicates which half of the buffer the A/D converter is currently filling. If BUFS = 0, then the A/D converter is filling ADC1BUF0-ADC1BUF7 and the user software should read conversion values from ADC1BUF8-ADC1BUFF. If BUFS = 1, the situation is reversed and the user software should read conversion values from ADC1BUF0-ADC1BUF7.

22.4.4 OFFSET CALIBRATION

The ADC module provides a method of measuring the internal offset error. After this offset error is measured, it can be subtracted, in software, from the result of an A/D conversion. Use the following steps to perform an offset measurement:

- 1. Configure the A/D converter in the same manner as it will be used in the application.
- Set the OFFCAL bit (AD1CON2<12>). This overrides the input selections and connects the sample and hold inputs to AVss.
- If auto-sample is used set the CLRASAM bit (AD1CON1<4>) to force conversions.
- 4. Enable the A/D converter and perform a conversion. The result that is written to the ADC result buffer is the internal offset error.
- 5. Clear the OFFCAL (AD2CON<12>) bit to return the A/D converter to normal operation.

Note: Only positive ADC offsets can be measured with this method.

22.4.5 TERMINATE CONVERSION SEQUENCE AFTER AN INTERRUPT

The CLRASAM bit provides a method to terminate auto-sample after the first sequence is completed. Setting the CLRASAM and starting an auto-sample sequence will cause the A/D converter to complete one auto-sample sequence (the number of samples as defined by SMPI<3:0> (AD1CON2<5:2>)). Hardware will clear ASAM (AD1CON1<2>) and set the interrupt flag. This will stop the sampling process to allow inspection of the result buffer without results being overwritten by the next automatic conversion sequence. The CLRASAM must be cleared by software to disable this mode.

Note: Disabling interrupts or masking the ADC interrupt has no effect on the operation of the CLRASAM bit.

22.4.6 CONVERSION SEQUENCE EXAMPLES

The following configuration examples show the ADC operation in different sampling and buffering configurations. In each example, setting the ASAM bit starts automatic sampling. A conversion trigger ends sampling and starts conversion.

22.4.7 MANUAL CONVERSION CONTROL

When SSRC<2:0> = 000, the conversion trigger is under software control. Clearing the SAMP bit (AD1CON1<1>) starts the conversion sequence. See Example 22-1 for sample code to manually control the sampling of a single channel.

EXAMPLE 22-1: CONVERTING 1 CHANNEL, MANUAL SAMPLE START, MANUAL CONVERSION START CODE

```
AD1PCFG = \sim (1 << 5);
                                   // PORTB = Digital; RB5 = analog
AD1CON1 = 0 \times 0000;
                                   // SAMP bit = 0 ends sampling ...
// and starts converting
AD1CHS = 5 << 16;
                                   // Connect RB5/AN5 as CH0 input ..
AD1CSSL = 0;
AD1CON3 = 0 \times 0002;
                                   // Manual Sample, Tad = 6 TPB
AD1CON2 = 0;
AD1CON1SET = 0 \times 8000;
                                   // turn ADC ON
while (1) // repeat continuously
   AD1CON1SET = 0x0002;
                                   // start sampling ...
   DelayNmSec(100);
                                  // for 100 mS
                                  // start Converting
   AD1CON1CLR = 0x0002;
   while (!(AD1CON1 & 0x0001)); // conversion done?
   ADCValue = ADC1BUF0;
                                   // yes then get ADC value
}
```

22.4.8 AUTOMATIC ACQUISITION

Automatic acquisition control is enabled by setting the ASAM (AD1CON1<2>) bit. Setting the ASAM bit initiates automatic acquisition, and clearing the SAMP (AD1CON1<1>) bit terminates sampling and starts conversion. After the conversion completes, the module will automatically return to an acquisition state. The SAMP bit is automatically set at the start of the acquisition interval. The user software must time the clearing of the SAMP bit to ensure adequate acquisition time of the input signal, understanding that the time between clearing of the SAMP bit includes the conversion time as well as the acquisition time. See Example 22-2 for a code example.

EXAMPLE 22-2: CONVERTING 1 CHANNEL, AUTOMATIC SAMPLE START, MANUAL CONVERSION START CODE

| AD1PCFG = ~(1 << 5); | // all PORTB = Digital but RB5 = analog |
|---|--|
| AD1CON1 = 0x0004; | <pre>// ASAM bit = 1 implies acquisition</pre> |
| <pre>// starts immediately after last com</pre> | nversion is done |
| AD1CHS = 5 << 16; | // Connect RB5/AN5 as CH0 input |
| AD1CSSL = 0; | |
| AD1CON2 = 0; | |
| AD1CON3 = 0x0002; | // Sample time manual, Tad = 6 TPB |
| AD1CON1SET = 0x8000; | // turn ADC ON |
| while (1) // repeat continuously | |
| { | |
| DelayNmSec(100); | // sample for 100 mS |
| AD1CON1CLR = 0x0002; | // start Converting |
| while (!(AD1CON1 & 0x0001)); | // conversion done? |
| ADCValue = ADC1BUF0; | // yes then get ADC value |
| } | // repeat |
| | |

22.4.9 CLOCKED CONVERSION TRIGGER

When SSRC<2:0> = 111, the conversion trigger is under ADC clock control. The SAMC bits (AD1CON3<4:0>) select the number of TAD clock cycles between the start of acquisition and the start of conversion. This trigger option provides the fastest conversion rates on multiple channels. After the start of acquisition, the module will count a number of TAD clocks specified by the SAMC bits.

EQUATION 22-1: CLOCKED CONVERSION TRIGGER TIME

TSMP = SAMC < 4:0 > * TAD

SAMC must always be programmed for at least one clock cycle. See Example 22-3 for a code example.

EXAMPLE 22-3: CONVERTING 1 CHANNEL, MANUAL SAMPLE START, TAD-BASED CONVERSION START CODE

```
AD1PCFG = \sim (1 << 5);
                                      // all PORTB = Digital but RB5 = analog
AD1CON1 = 0x00E0;
                                      // SSRC bit = 111 implies internal
// counter ends sampling and starts converting.
AD1CHS = 5 << 16;
                                      // Connect RB5/AN5 as CH0 input
AD1CSSL = 0;
AD1CON3 = 0x1F02;
                                      // Sample time = 31Tad
AD1CON2 = 0;
AD1CON1SET = 0 \times 8000;
                                      // turn ADC ON
while (1) // repeat continuously
{
  AD1CON1SET = 0x0002;
                                      // start sampling then
  // after 31Tad go to conversion
  while (!(AD1CON1 & 0x0001));
                                      // conversion done?
  ADCValue = ADC1BUF0;
                                      // yes then get ADC value
}
                                      // repeat
```

22.4.10 Free-Running Sample Conversion Sequence

The Auto-Convert Conversion Trigger mode (SSRC = 111) in combination with the Automatic Sampling Start mode (ASAM = 1), allows the ADC module to schedule acquisition/conversion sequences with no intervention by the user or other device resources. This "Clocked" mode allows continuous data collection after module initialization. See Example 22-4 for a code example.

EXAMPLE 22-4: CONVERTING 1 CHANNEL, AUTO-SAMPLE START, AUTO-CONVERT CODE

```
AD1PCFG = \sim (1 << 5);
                                        // all PORTB = Digital but RB5 = analog
AD1CON1 = 0 \times 00E0;
                                        // SSRC bit = 111 internal
// counter ends sampling and starts
// converting.
AD1CHS = 5 << 16;
                                        // Connect RB5/AN5 as CH0 input
// in this example RB2/AN2 is the input
AD1CSSL = 0;
AD1CON3 = 0 \times 0F00;
                                        // Sample time = 15 Tad
AD1CON2 = 0 \times 0004;
                                        // Interrupt after every 2 samples
AD1CON1SET = 0 \times 8000;
                                       // turn ADC ON
AD1CON1SET = 0x0004;
                                        // auto start sampling
while (1) // repeat continuously
  while (!IFS1 & 0x0002);
                                        // poll for interrupt
                                       // flag for conversion done
  IFS1CLR = 0 \times 0002;
                                       // clear ADC interrupt flag
  // result of conversions is available in ADC1BUF0
  // and ADC1BUF1
}
```

22.4.11 SAMPLING A SINGLE CHANNEL MULTIPLE TIMES

In this case, one ADC input, AN0, will be acquired and converted. The results are stored in the ADC1BUF buffer. This process repeats 15 times until the buffer is full, and then the module generates an interrupt. Then entire process repeats.

With ALTS (AD1CON2<0>) clear, only the MUX A inputs are active. The CH0SA (AD1CHS<19:16>) bits and CH0NA (AD1CHS<23>) bit are specified (AN0-VREF-) as the input to the sample/hold channel. Other input selection bits are not used.

22.4.12 EXAMPLE: A/D CONVERSIONS WHILE SCANNING THROUGH ANALOG INPUTS

A typical setup might include all available analog input channels to be sampled and converted. The CSCNA (AD1CON2<10>) bit specifies scanning of the ADC inputs. Other conditions are similar to the previous example (see Section 22.4.11 "Sampling a Single Channel Multiple Times").

Initially, the AN0 input is acquired and converted. The result is stored in the ADC1BUF buffer. Then the AN1 input is acquired and converted. This process of scanning the inputs repeats 16 times until the buffer is full and then the module generates an interrupt. Then the entire process repeats.

22.4.12.1 Example: Using Dual 8-Word Buffers

To enable the dual 8-word buffers and alternating the buffer fill, set the BUFM (AD1CON2<1>) bit. The BUFM setting does not affect other operational parameters. First, the conversion sequence starts filling the buffer at ADC1BUF0 (buffer location 0×0). After the first interrupt occurs, the buffer begins to fill at ADC1BUF8 (buffer location 0×8). The BUFS (AD1CON2<7>) bit is alternately set and cleared after each interrupt to show which buffer is being filled. In this example, three analog inputs are sampled and an interrupt occurs after every third sample.

22.4.12.2 Example: Using Alternating MUX A, MUX B Input Selections

Setting the ALTS (AD1CON2<0>) bit enables alternating input selections. The first sample uses the MUX A inputs specified by the CH0SA (AD1CHS<19:16>) and CH0NA (AD1CHS<23>) bits. The next sample uses the MUX B inputs specified by the CH0SB (AD1CHS<27:24>) and CH0NB (AD1CHS<31>) bits.

In the following example, one of the MUX B input specifications uses 2 analog inputs as a differential source to the sample/hold.

This example also demonstrates use of the dual 8-word buffers. An interrupt occurs after every 4th sample, which results in filling 4-words into the buffer on each interrupt.

22.4.12.3 Example: Converting Three Analog Inputs Using Alternating Sample Mode and a Scan List

It is possible to sample by scanning through the input channels and alternate between MUX A and MUX B. When the Alternating Sample mode is selected, the first input to be sampled will be the input selected for MUX A, the second sample will be the input selected for MUX B. Then the process repeats. When scanning is combined with Alternating Input mode, the positive input to MUX A is selected by the contents of the AD1CSSL register, not CH0SA. For each sample that MUX A is selected the next item in the scan list is sampled. The positive input to MUX B is selected by CH0SB (AD1CHS<27:24>).

When ASAM (AD1CON1<2>) is clear, sampling will not resume after conversion completion, but will occur when setting the SAMP (AD1CON1<1>) bit.

22.5 Initialization

A simple initialization code example for the ADC module is provided in Example 22-5.

In this particular configuration, all 16 analog input pins, AN0-AN15, are set up as analog inputs. Operation in IDLE mode is disabled, output data is in unsigned fractional format, and AVDD and AVss are used for VR+ and VR-. The start of acquisition, as well as start of conversion (conversion trigger), are performed manually in software. The CH0 SHA is used for conversions. Scanning of inputs is disabled, and an interrupt occurs after every acquisition/convert sequence (1 conversion result). The ADC conversion clock is TPB/2.

Since acquisition is started manually by setting the SAMP bit (AD1CON1<1>) after each conversion is complete, the auto-sample time bits, SAMC<4:0> (AD1CON3<12:8>), are ignored. Moreover, since the start of conversion (i.e., end of acquisition) is also triggered manually, the SAMP bit needs to be cleared each time a new sample needs to be converted.

```
EXAMPLE 22-5: ADC INITIALIZATION CODE EXAMPLE
```

```
void __ISR(_ADC_VECTOR, ip17) ADC_HANDLER(void)
  // interrupt handler
  unsigned long int result;
  result = ADC1BUF0;
                                    // read the result
  IFS1CLR = 2i
                                     // Clear ADC conversion interrupt flag
}
int main(void)
{
  AD1PCFG = \sim (1 << 5);
                                     // Configure RB5 as an analog input
  AD1CON1 = (7 << 5) | 4;
                                     //Configure sample clock source and Trigger mode
  // integer format, automatic conversion trigger,
  // automatic start of sampling, No operation in IDLE mode.
  AD1CON2 = 0 \times 0000;
                                     // Configure ADC voltage reference
  // and buffer fill modes.
  /\,/ VREF from AVDD and AVSS,Inputs are not scanned,
  // Interrupt every sample
  AD1CON3 = (31 << 8) | 0xFF;
                                    // Configure ADC conversion clock
  // sample for 31 TAD, TAD = Tpb / 512
  AD1CHS = 5 << 16;
                                      // Configure input channels,
  // CH0+ input is ANO. CHO- input is VREFL (AVss)
  AD1CSSL = 0x0000;
                                     // No inputs are scanned.
  // Note: Contents of AD1CSSL are ignored when CSCNA = 0
  IPC6CLR = 0x1F << 24;
                                     // clear the ADC interrupt priority bits
  IPC6SET = (0x07 << 26) | (1 << 24);
  // Configure ADC interrupt priority bits
  // priority = 3, sub-priority = 1
  INTEnableSystemMultiVectoredInt(); // enable system interrupts
  IFS1CLR = 2i
                                      // Clear ADC conversion interrupt
  IEC1SET = 2;
                                      // Enable ADC conversion interrupt
  AD1CON1SET = 0 \times 8000;
                                     // Turn on the ADC module
  while(1) {}
}
                                      // main
```

22.6 I/O Pin Control

The pins used for analog input can also be used for digital I/O. Configuring a pin for analog input requires three steps. Any digital peripherals that share the desired pin must be disabled. The pin must be configured as a digital input, by setting the corresponding TRIS bit to a '1' to disable the output driver. Then, the pin must be placed in Analog mode by setting the corresponding bit in the AD1PCFG register.

| Pin Name | Module Control | Controlling Bit Field | Pin Type | Buffer Type | TRIS | Description |
|----------|-------------------|-----------------------|-------------|----------------|-------|----------------------------|
| AN0 | ON | AD1PCFG<0> | Α | — | Input | Analog Input |
| AN1 | ON | AD1PCFG<1> | Α | — | Input | Analog Input |
| AN2 | ON | AD1PCFG<2> | Α | — | Input | Analog Input |
| AN3 | ON | AD1PCFG<3> | Α | — | Input | Analog Input |
| AN4 | ON | AD1PCFG<4> | Α | — | Input | Analog Input |
| AN5 | ON | AD1PCFG<5> | Α | — | Input | Analog Input |
| AN6 | ON | AD1PCFG<6> | Α | — | Input | Analog Input |
| AN7 | ON | AD1PCFG<7> | Α | — | Input | Analog Input |
| AN8 | ON | AD1PCFG<8> | А | — | Input | Analog Input |
| AN9 | ON | AD1PCFG<9> | А | — | Input | Analog Input |
| AN10 | ON | AD1PCFG<10> | Α | — | Input | Analog Input |
| AN11 | ON | AD1PCFG<11> | А | — | Input | Analog Input |
| AN12 | ON | AD1PCFG<12> | Α | — | Input | Analog Input |
| AN13 | ON | AD1PCFG<13> | Α | — | Input | Analog Input |
| AN14 | ON | AD1PCFG<14> | Α | _ | Input | Analog Input |
| AN15 | ON | AD1PCFG<15> | Α | — | Input | Analog Input |
| VREF+ | ON | AD1CON2<15:13> | Р | | _ | Positive Voltage Reference |
| Vref- | ON | AD1CON2<15:13> | Р | — — Ne | | Negative Voltage Reference |

TABLE 22-3: PINS ASSOCIATED WITH THE ADC MODULE

Legend: ST = Schmitt Trigger input with CMOS levels I = Input A = Analog P = Power

O = Output



Figure 22-5: A/D Converter Voltage Reference Schematic

22.6.1 ADC CONVERSION SPEEDS

The PIC32MX 10-bit A/D converter specifications permit a maximum 500 ksps sampling rate. Table 22-4 summarizes the conversion speeds for the PIC32MX 10-bit A/D converter and the required operating conditions.

| TABLE 22-4: | 10-BIT CONVERSION RATE PARAMETERS |
|--------------------|--|
|--------------------|--|

| | PIC32MX 10-bit A/D Converter Conversion Rates | | | | | | | | | |
|-------------------------|---|-------|--------|--------------|-----------------|----------------------------|--|--|--|--|
| ADC Speed | ed TAD Sampling Minimum Time Min | | Rs Max | Vdd | Temperature | ADC Channels Configuration | | | | |
| 500 ksps ⁽¹⁾ | 100 nsec | 2 Tad | 500Ω | 3.0V to 3.6V | -40°C to +85°C | ANX CHX ADC | | | | |
| Up to 400 ksps | 200 nsec | 1 Tad | 5.0 kΩ | 2.5V to 3.6V | -40°C to +125°C | ANX ADC ANX of VREF- | | | | |
| Up to 300 ksps | 256.41 nsec | 1 Tad | 5.0 kΩ | 2.5V to 3.6V | -40°C to +125°C | ANX ADC ANX of VREF- | | | | |

Note 1: External VREF- and VREF+ pins must be used for correct operation.

22.6.2 ADC SAMPLING REQUIREMENTS

The analog input model of the 10-bit A/D converter is shown in Figure 22-6. The total acquisition time for the A/D conversion is a function of the internal amplifier settling time and the holding capacitor charge time.

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The analog output source impedance (Rs), the interconnect impedance (RIC) and the internal sampling switch (Rss) impedance combine to directly affect the time required to charge the CHOLD. The combined impedance of the analog sources must therefore be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D converter, the maximum recommended source impedance, Rs, is 5 k Ω for the conversion rates of up to 400 ksps and a maximum of 500 Ω for conversion rates of up to 500 ksps). After the analog input channel is selected (changed), this acquisition function must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the acquisition time. For more details, see the device electrical specifications.





NOTES:

23.0 POWER SAVING

| Note: | This data sheet summarizes the features of | | | | | | | |
|-------|--|--|--|--|--|--|--|--|
| | the PIC32MX3XX/4XX family of devices. It | | | | | | | |
| | is not intended to be a comprehensive refer- | | | | | | | |
| | ence source. Refer to the "PIC32MX Family | | | | | | | |
| | Reference Manual" (DS61132) for a | | | | | | | |
| | detailed description of this peripheral. | | | | | | | |

This section describes power saving for the PIC32MX3XX/4XX. The PIC32MX devices offer a total of nine methods and modes that are organized into two categories that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power saving is controlled by software.

23.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK, and by individually disabling modules. These methods are grouped into the following categories:

- FRC RUN mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC RUN mode: the CPU is clocked from the LPRC clock source.
- SOSC RUN mode: the CPU is clocked from the SOSC clock source.
- Peripheral Bus Scaling mode: Peripherals are clocked at programmable fraction of the CPU clock (SYSCLK).

23.2 CPU Halted Methods

The device supports two power-saving modes, SLEEP and IDLE, both of which halt the clock to the CPU. These modes operate with all clock sources, as listed below:

• POSC IDLE Mode: the system clock is derived from the POSC. The system clock source continues to operate.

Peripherals continue to operate, but can optionally be individually disabled.

- FRC IDLE Mode: the system clock is derived from the FRC with or without postscalers.
 Peripherals continue to operate, but can optionally be individually disabled.
- SOSC IDLE Mode: the system clock is derived from the SOSC.

Peripherals continue to operate, but can optionally be individually disabled.

• LPRC IDLE Mode: the system clock is derived from the LPRC.

Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.

• SLEEP Mode: the CPU, the system clock source, and any peripherals that operate from the system clock source, are halted.

Some peripherals can operate in SLEEP using specific clock sources. This is the lowest power mode for the device.

23.3 Power-Saving Modes Control Registers

Power-Saving modes control consists of the following Special Function Registers (SFRs):

 OSCCON: Control Register for the Oscillators Module

OSCCONCLR, OSCCONSET, OSCCONINV: Atomic Bit Manipulation Write-only Registers for OSCCON

- WDTCON: Control Register for the Watchdog Timer Module WDTCONCLR, WDTCONSET, WDTCONINV: Atomic Bit Manipulation Write-only Registers for WDTCON
- RCON: Control Register for the Resets Module RCONCLR, RCONSET, RCONINV: Atomic Bit Manipulation Write-only Registers for RCON

The following table summarizes Power-Saving modes registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_F000 | OSCCON | 31:24 | + PLLODIV<2:0> F | | | | RCDIV<2:0> | | | |
| | | 23:16 | — | SOSCRDY | — | PBDI\ | /<1:0> | P | LLMULT<2:(|)> |
| | | 15:8 | — | | COSC<2:0> | | — | | NOSC<2:0> | |
| | | 7:0 | CLKLOCK | ULOCK | LOCK | SLPEN | CF | UFRCEN | SOSCEN | OSWEN |
| BF80_F004 | OSCCONCLR | 31:0 | | Write clea | ars selected | bits in OSC | CON, read y | vields undefin | ned value | |
| BF80_F008 | OSCCONSET | 31:0 | | Write se | ts selected b | oits in OSCC | CON, read yi | elds undefin | ed value | |
| BF80_F00C | OSCCONINV | 31:0 | | Write inve | erts selected | bits in OSC | CON, read y | /ields undefi | ned value | |
| BF80_0000 | WDTCON | 31:24 | | | | | _ | — | _ | — |
| | | 23:16 | - | - | - | | — | — | | — |
| | | 15:8 | ON | — | — | — | — | — | — | _ |
| | | 7:0 | _ | | S | WDTPS<4:0 |)> | | — | WDTCLR |
| BF80_0004 | WDTCONCLR | 31:0 | | Write clea | ars selected | bits in WDT | CON; read y | vields undefi | ned value | |
| BF80_0008 | WDTCONSET | 31:0 | | Write se | ts selected b | oits in WDTC | CON; read yi | elds undefin | ed value | |
| BF80_000C | WDTCONINV | 31:0 | | Write inve | erts selected | bits in WDT | CON; read | yields undefi | ned value | |
| BF80_F600 | RCON | 31:24 | — | — | — | _ | — | — | _ | — |
| | | 23:16 | | | | | — | — | _ | _ |
| | | 15:8 | — | - | - | — | — | — | СМ | VREGS |
| | | 7:0 | EXTR | SWR | _ | WDTO | SLEEP | IDLE | BOR | POR |
| BF80_F604 | RCONCLR | 31:0 | | Write cl | ears selecte | d bits in RC | ON; read yie | elds undefine | ed value | |
| BF80_F608 | RCONSET | 31:0 | | Write | sets selected | bits in RCC | N; read yiel | ds undefined | d value | |
| BF80_F60C | RCONINV | 31:0 | | Write in | verts selecte | ed bits in RC | ON; read yie | elds undefine | ed value | |

| TABLE 23-1: | POWER-SAVING MODES SFR SUMMARY |
|-------------|--------------------------------|
| | |

| r-x | r-x | R/W-x | R/W-x | R/W-x | R/W-0 | R/W-0 | R/W-1 | | | |
|-------------------------------|--|--|---------------------------------------|---------------|--------------|----------------|-------------|--|--|--|
| _ | _ | | PLLODIV<2:0> | | | FRCDIV<2:0> | | | | |
| bit 31 | | | | | 1 | | bit 2 | | | |
| | | | | | | | | | | |
| r-0 | R-0 | r-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | |
| _ | SOSCRDY | — | PBDIV | /<1:0> | | PLLMULT<2:0> | | | | |
| bit 23 | | | | | | | bit ? | | | |
| r-x | R-0 | R-0 | R-0 | r-x | R/W-x | R/W-x | R/W-x | | | |
| | | COSC<2:0> | | _ | | NOSC<2:0> | | | | |
| bit 15 | | | | | | | bit | | | |
| | | | | | | | | | | |
| R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| CLKLOCK | ULOCK | LOCK | SLPEN | CF | UFRCEN | SOSCEN | OSWEN | | | |
| bit 7 | | | | | | | bit | | | |
| .egend: | | | | | | | | | | |
| .egenu. R = Readabl | e hit | W = Writable | hit | P = Program | mable bit | r = Reserved I | | | | |
| | | | | e | | | JIL | | | |
| = Unimple | mented bit | -n = Bit value | at POR: ('0', '1 | x = Unknow | 'n) | | | | | |
| it 26-24 | 110 = PLL ou 101 = PLL ou 100 = PLL ou 011 = PLL ou 010 = PLL ou 000 = PLL ou Note: On R (DEVC | CFG2<18:16>) | 64 32 16 8 4 2 | | e of the FPL | LODIV config | uration bit | | | |
| | 000 = FRC di | vided by 64 vided by 32 vided by 16 vided by 8 vided by 4 vided by 2 (def vided by 1 | ault setting) | | | | | | | |
| it 23 | Reserved: W | | | | | | | | | |
| + 22 | SOSCRDY: Secondary Oscillator Ready Indicator bit | | | | | | | | | |
| 11 22 | Indicates that the Secondary Oscillator is running and is stable Secondary oscillator is either turned off or is still warming up | | | | | | | | | |
| 1 22 | | | dary Oscillator | s running and | | | | | | |
| vit 22 vit 21 vit 20-19 | 0 = Secondar Reserved: W | y oscillator is e rite '0'; ignore | dary Oscillator i ither turned off | s running and | | | | | | |

| REGISTER | 23-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED) |
|-----------|--|
| bit 18-16 | PLLMULT<2:0>: PLL Multiplier bits 111 = Clock is multiplied by 24 110 = Clock is multiplied by 21 101 = Clock is multiplied by 20 100 = Clock is multiplied by 19 011 = Clock is multiplied by 18 010 = Clock is multiplied by 17 001 = Clock is multiplied by 17 001 = Clock is multiplied by 16 000 = Clock is multiplied by 15 Note: On Reset these bits are set to the value of the FPLLMULT Configuration bits (DEVCFG2<6:4>). |
| bit 15 | Reserved: Write '0'; ignore read |
| bit 14-12 | COSC<2:0>: Current Oscillator Selection bits 111 = Fast Internal RC Oscillator divided by OSCCON <frcdiv> bits 110 = Fast Internal RC Oscillator divided by 16 101 = Low-Power Internal RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (XT, HS or EC) 001 = Fast RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Fast RC Oscillator (FRC) Note: On Reset these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).</frcdiv> |
| bit 11 | Reserved: Write '0'; ignore read |
| bit 10-8 | NOSC<2:0>: New Oscillator Selection bits 111 = Fast Internal RC Oscillator divided by OSCCON <frcdiv> bits 110 = Fast Internal RC Oscillator divided by 16 101 = Low-Power Internal RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (XT, HS or EC) 001 = Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Fast Internal RC Oscillator (FRC) Note: On Reset these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).</frcdiv> |
| bit 7 | CLKLOCK: Clock Selection Lock Enable bit If FSCM is enabled (FCKSM1 = 1): 1 = Clock and PLL selections are locked. 0 = Clock and PLL selections are not locked and may be modified If FSCM is disabled (FCKSM1 = 0): Note: Clock and PLL selections are never locked and may be modified. |
| bit 6 | ULOCK: USB PLL Lock Status bit 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled |
| bit 5 | LOCK: PLL Lock Status bit 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled |
| bit 4 | SLPEN: Sleep Mode Enable bit 1 = Device will enter Sleep mode when a WAIT instruction is executed 0 = Device will enter Idle mode when a WAIT instruction is executed |
| bit 3 | CF: Clock Fail Detect bit 1 = FSCM (Fail Safe Clock Monitor) has detected a clock failure 0 = No clock failure has been detected |

REGISTER 23-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

 bit 2
 UFRCEN: USB FRC Clock Enable bit

 1 = Enable FRC as the clock source for the USB clock source

 0 = Use the primary oscillator or USB PLL as the USB clock source

 bit 1
 SOSCEN: 32.768 kHz Secondary Oscillator (SOSC) Enable bit

 1 = Enable Secondary Oscillator
 0 = Disable Secondary Oscillator

Note: On Reset these bits are set to the value of the FSOSCEN Configuration bit DEVCFG1<5>

- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Initiate an oscillator switch to selection specified by NOSC2:NOSC0 bits
 - 0 = Oscillator switch is complete

| | | •••••••• | | •••••• | | | |
|--------------|-----------|----------------|------------------|---------------|-----------|------------------|--------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | | — | — | — | — | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | | — | | _ | _ | | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/W-0 | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| ON | — | — | _ | — | — | — | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| r-x | R-0 | R-0 | R-0 | R-0 | R-0 | r-0 | R/W-0 |
| — | | Ś | SWDTPS<4:0> | | | — | WDTCLR |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved bit | |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknov | vn) | | |
| | | | | | | | |

bit 15 **ON:** Watchdog Peripheral On bit

1 = Watchdog peripheral is enabled. The status of other bits in the register are not affected by setting this bit. The LPRC oscillator will not be disabled when entering Sleep.

0 = Watchdog peripheral is disabled and not drawing current. SFR modifications are allowed. The status of other bits in this register are not affected by clearing this bit.

| REGISTER | | : RESETS CO | | | | | | | |
|--------------|---|---|-----------------|----------------------|-------|------------------|--------|--|--|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| | — | — | — | — | _ | _ | | | |
| bit 31 | | | | | | | bit 24 | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | |
| | — | — | _ | — | _ | — | — | | |
| bit 23 | | | | | | | bit 16 | | |
| r-x | r-x | r-x | r-x | r-x | r-0 | R/W-0 | R/W-0 | | |
| _ | _ | _ | _ | — | _ | СМ | VREGS | | |
| bit 15 | | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| EXTR | SWR | | WDTO | SLEEP | IDLE | BOR | POR | | |
| bit 7 | _ | | - | | | | bit (| | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | e bit | W = Writable bit | | P = Programmable bit | | r = Reserved bit | | | |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', ' | | | | | | |
| bit 3 | SI FED: Wak | e from Sleep bi | ŀ | | | | | | |
| | 1 = The device woke up from SLEEP mode 0 = The device did not wake from SLEEP mode | | | | | | | | |
| | Note: Must clear this bit to detect future wake-ups from SLEEP. | | | | | | | | |
| oit 2 | IDLE: Wake from IDLE bit | | | | | | | | |
| | | The device woke up from IDLE mode The device did not wake from IDLE mode | | | | | | | |

Note: Must clear this bit to detect future wake-ups from IDLE.

23.4 Power-Saving Operation

Note: In this data sheet, a distinction is made between a power mode as it is used in a specific module, and a power mode as it is used by the device, e.g., Sleep mode of the Comparator and SLEEP mode of the CPU. To indicate which type of power mode is intended, uppercase and lowercase letters (Sleep, Idle, Debug) signify a module power mode, and all uppercase letters (SLEEP, IDLE, DEBUG) signify a device power mode.

The purpose of all power saving is to reduce power consumption by reducing the device clock frequency. To achieve this, low-frequency clock sources can be selected. In addition, the peripherals and CPU can be halted or disabled to further reduce power consumption.

23.5 SLEEP Mode

SLEEP mode has the lowest power consumption of the device Power-Saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in SLEEP mode and can be used to wake the device from SLEEP. See the individual peripheral module sections for descriptions of behavior in Sleep.

SLEEP mode includes the following characteristics:

- The CPU is halted.
- The system clock source is typically shut down. See Section 23.5.1 "Oscillator Shutdown In Sleep Mode" for specific information.
- There can be a wake-up delay based on the oscillator selection (refer to Table 23-2).
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit, if enabled, remains operative during SLEEP mode.
- The WDT, if enabled, is not automatically cleared prior to entering SLEEP mode.
- Some peripherals can continue to operate in SLEEP mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART, and peripherals that use an external clock input or the internal LPRC oscillator, e.g., RTCC and Timer 1.
- I/O pins continue to sink or source current in the same manner as they do when the device is not in SLEEP.
- The USB module can override the disabling of the POSC or FRC. Refer to the USB section for specific details.
- Some modules can be individually disabled by software prior to entering SLEEP in order to further reduce consumption.

The processor will exit, or 'wake-up', from SLEEP on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset.
- On a WDT time-out. See Section 23.10 "Wake-Up from SLEEP or IDLE on Watchdog Time-Out (NMI)".

If the interrupt priority is lower than or equal to current priority, the CPU will remain halted, but the PBCLK will start running and the device will enter into IDLE mode.

Refer Example 23-1 for example code.

Note: There is no FRZ mode for this module.

23.5.1 OSCILLATOR SHUTDOWN IN SLEEP MODE

The criteria for the device disabling the clock source in SLEEP are: the oscillator type, peripherals using the clock source, and (for select sources) the clock enable bit.

- If the CPU clock source is POSC, it is turned off in SLEEP. See Table 23-2 for applicable delays when waking from SLEEP. The USB module can override the disabling of the POSC or FRC. Refer to the USB section for specific details.
- If the CPU clock source is FRC, it is turned off in SLEEP. See Table 23-2 for applicable delays when waking from SLEEP. The USB module can override the disabling of the POSC or FRC. Refer to the USB section for specific details.
- If the CPU clock source is SOSC, it will be turned off if the SOSCEN bit is not set. See Table 23-2 for applicable delays when waking from SLEEP.
- If the CPU clock source is LPRC, it will be turned off if the clock source is not being used by a peripheral that will be operating in SLEEP, such as the WDT. See Table 23-2 for applicable delays when waking from SLEEP.

23.5.2 CLOCK SELECTION ON WAKE-UP FROM SLEEP

The processor will resume code execution and use the same clock source that was active when SLEEP mode was entered. The device is subject to a start-up delay if a crystal oscillator and/or PLL is used as a clock source when the device exits SLEEP.

23.5.3 DELAY ON WAKE-UP FROM SLEEP

The oscillator start-up and Fail-Safe Clock Monitor delays (if enabled) associated with waking up from SLEEP mode are shown in Table 23-2.

| Clock Source | Oscillator Delay | FSCM Delay | | |
|-----------------------|---------------------|------------|--|--|
| EC, EXTRC | | — | | |
| EC + PLL | ТLОСК | TFSCM | | |
| XT + PLL | Tost + Tlock | TFSCM | | |
| XT, HS, XTL | Тоѕт | TFSCM | | |
| LP (OFF during Sleep) | Тоѕт | TFSCM | | |
| LP (ON during Sleep) | — | — | | |
| FRC, LPRC | _ | _ | | |

TABLE 23-2: DELAY TIMES FOR EXIT FROM SLEEP MODE

| Note: | Refer to Section 30.0 "Electrical Char- | | | | | |
|-------|---|--|--|--|--|--|
| | acteristics" for TPOR, TFSCM, and TLOCK | | | | | |
| | specifications. | | | | | |

23.5.4 WAKE-UP FROM SLEEP MODE WITH CRYSTAL OSCILLATOR OR PLL

If the system clock source is derived from a crystal oscillator and/or the PLL, then the Oscillator Start-up Timer (OST) and/or PLL lock times will be applied before the system clock source is made available to the device. As an exception to this rule, no oscillator delays are applied if the system clock source is the POSC oscillator and it was running while in SLEEP mode.

Note: In spite of the various delays applied the crystal oscillator (and PLL) may not be up and running at the end of the TOST, or TLOCK delays. For proper operation the user must design the external oscillator circuit such that reliable oscillation will occur within the delay period.

23.5.5 FAIL-SAFE CLOCK MONITOR DELAY AND SLEEP MODE

The Fail-Safe Clock Monitor (FSCM) does not operate while the device is in SLEEP. If the FSCM is enabled it will resume operation when the device wakes from Sleep.

23.5.6 SLOW OSCILLATOR START-UP

When an oscillator starts slowly, the OST and PLL lock times may not have expired before FSCM times out.

If the FSCM is enabled, then the device will detect this condition as a clock failure and a clock event trap will occur. The device will switch to the FRC oscillator and the user can re-enable the crystal oscillator source in the clock failure Interrupt Service Routine.

If the FSCM is not enabled, then the device will simply not start executing code until the clock is stable. From the user's perspective, the device will appear to be in SLEEP until the oscillator clock has started.

23.5.6.1 The USB peripheral control of Oscillators in Sleep mode

For devices with a USB peripheral, POSC and FRC will remain active in Sleep if the USB module is not disabled prior to entering Sleep. The Oscillators remaining active will not stop the halting of the CPU or peripherals in Sleep.

EXAMPLE 23-1: PUT DEVICE IN SLEEP, THEN WAKE WITH WDT

```
// Code example to put the Device in sleep and then Wake the device
// with the WDT
OSCCONSET = 0 \times 10;
                        // set Power-Saving mode to Sleep
                        // Disable WDT window mode
WDTCONCLR = 0 \times 0002;
WDTCONSET = 0 \times 8000;
                        // Enable WDT
                        \ensuremath{{\prime}}\xspace // WDT timeout period is set in the device configuration
while (1)
{
    ... user code ...
    WDTCONSET = 0x01; // service the WDT
    asm volatile ( "wait" );// put device in selected Power-Saving mode
                        // code execution will resume here after wake
    ... user code ...
}
// The following code fragment is at the beginning of the 'C' start-up code
if ( RCON & 0x18 )
{
                        // The WDT caused a wake from Sleep
    asm volatile ( "eret" );// return from interrupt
}
```

23.6 Peripheral Bus Scaling Method

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4, and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the Interrupt Controller, DMA, Bus Matrix, and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes.

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4, and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, Interrupt Controller, DMA, Bus Matrix, and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

23.6.1 DYNAMIC PERIPHERAL BUS SCALING METHOD

The PBCLK can be scaled dynamically, by software, to save additional power when the device is in a low activity mode. The following issues need to be taken into account when scaling the PBCLK:

- All the peripherals clocked from PBCLK will scale at the same ratio, at the same time. This needs to be accounted in peripherals which need to maintain a constant baud rate, or pulse period even in low-power modes.
- Any communication through a peripheral on the peripheral bus that is in progress when the PBCLK changes may cause a data or protocol error due to a frequency change during transmission or reception.

The following steps are recommended if the user intends to scale the PBCLK divisor dynamically:

· Disable all communication peripherals whose

baud rate will be affected. Care should be taken to ensure that no communication is currently in progress before disabling the peripherals as it may result in protocol errors.

- Update the Baud Rate Generator (BRG) settings for peripherals as required for operation at the new PBCLK frequency.
- Change the peripheral bus ratio to the desired value.
- Enable all communication peripherals whose baud rate were affected.

Note: Modifying the peripheral baud rate is done by writing to the associated peripheral SFRs. To minimize latency, the peripherals should be modified in the mode where the PBCLK is running at its highest frequency.

EXAMPLE 23-2: CHANGING THE PB CLOCK DIVISOR

```
// Code example to change the PBCLK divisor
// This example is for a device running at 20 MHz
// Make sure that there is no UART send/receive in progress
... user code ...
U1BRG = 0 \times 81;
                            // set baud rate for UART1 for 9600
... user code ...
SYSKEY = 0x0;// write invalid key to force lockSYSKEY = 0xAA996655;// Write Key1 to SYSKEYSYSKEY = 0x556699AA;// Write Key2 to SYSKEY
OSCCONCLR = 0x3 << 19; // set PB divisor to minimum (1:1)
SYSKEY = 0 \times 0;
                             // write invalid key to force lock
... user code ...
// Change Peripheral Clock value
U1BRG = 0 \times 0F;
                   // set baud rate for UART1 for 9600 based on
// new PB clock frequency
SYSKEY = 0x0;// write invalid key to force lockSYSKEY = 0xAA996655;// Write Key1 to SYSKEYSYSKEY = 0x556699AA;// Write Key2 to SYSKEY
OSCCONSET = 0x3 << 19; // set PB divisor to maximum (1:8)
SYSKEY = 0 \times 0;
                          // write invalid key to force lock
// Reset Peripheral Clock
OSCCONCLR = 0x3 \ll 19;
                              // set PB divisor to minimum (1:1)
Ulbrg = 0 \times 81;
                              // restore baud rate for UART1 to 9600 based
// on new PB clock frequency
```

23.7 IDLE Modes

In the IDLE modes, the CPU is halted but the System clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is halted. Peripherals can be individually configured to halt when entering IDLE by setting their respective SIDL bit. Latency when exiting Idle mode is very low due to the CPU oscillator source remaining active.

Notes: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a POSC of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in PB divisor ratio. Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from POSC to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to POSC, the appropriate PLL and

or oscillator startup/lock delays would be

The device enters IDLE mode when the SLPEN (OSC-CON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from IDLE mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of CPU. If the priority of the interrupt event is lower than or equal to current priority of CPU, the CPU will remain halted and the device will remain in IDLE mode.
- On any source of device Reset.
- On a WDT time-out interrupt. See Section 23.10 "Wake-Up from SLEEP or IDLE on Watchdog Time-Out (NMI)" and Section 26.0 "Watchdog Timer".

applied.

EXAMPLE 23-3: PLACING DEVICE IN IDLE AND WAKING BY ADC EVENT

```
// Code example to put the Device in Idle and then Wake the device when the ADC completes
// a conversion
SYSKEY = 0 \times 0;
                          // write invalid key to force lock
SYSKEY = 0xAA996655;
                          // Write Keyl to SYSKEY
SYSKEY = 0x556699AA;
                          // Write Key2 to SYSKEY
OSCCONCLR = 0x10;
                          // set Power-Saving mode to Idle
SYSKEY = 0x0;
                          // write invalid key to force lock
asm volatile ( "wait" ); // put device in selected Power-Saving mode
\ensuremath{{\prime}}\xspace // code execution will resume here after wake and the ISR is complete
... user code ...
// interrupt handler
void __ISR(_ADC_VECTOR, ip17) ADC_HANDLER(void)
{
    // interrupt handler
   unsigned long int result;
    result = ADC1BUF0; // read the result
   IFS1CLR = 2;
                           // Clear ADC conversion interrupt flag
}
```

23.8 Interrupts

There are two sources of interrupts that will wake the device from a Power-Saving mode: peripheral interrupts, and a Non-Maskable Interrupt (NMI) generated by the WDT in Power-Saving mode.

23.9 Wake-Up from SLEEP or IDLE on Peripheral Interrupt

Any source of interrupt that is individually enabled using the corresponding IE control bit in the IECx register and is operational in the current Power-Saving mode will be able to wake-up the processor from SLEEP or IDLE mode. When the device wakes, one of two events will occur, based on the interrupt priority:

- If the assigned priority for the interrupt is less than, or equal to, the current CPU priority, the CPU will remain halted and the device enters, or remains in, IDLE mode.
- If the assigned priority level for the interrupt source is greater than the current CPU priority, the device will wake-up and the CPU will jump to the corresponding interrupt vector. Upon completion of the ISR, the CPU will start executing the next instruction after WAIT.

The IDLE Status bit (RCON<2>) is set upon wake-up from IDLE mode. The SLEEP Status bit (RCON<3>) is set upon wake-up from SLEEP mode.

Notes: A peripheral with an interrupt priority setting of zero cannot wake the device.

Any applicable oscillator start-up delays are applied before the CPU resumes code execution.

23.10 Wake-Up from SLEEP or IDLE on Watchdog Time-Out (NMI)

When the WDT times out in SLEEP or IDLE mode, an NMI is generated. The NMI causes the CPU code execution to jump to the device Reset vector. Although the CPU executes the Reset vector, it is not a device Reset, peripherals and most CPU registers do not change their states.

Note: Any applicable oscillator start-up delays are applied before the CPU resumes code execution.

To detect a wake from a Power-Saving mode caused by WDT expiration, the WDTO (RCON<4>), SLEEP (RCON<3>), and IDLE (RCON<2>) bits must be tested. If the WDTO bit is '1' the event was due to a WDT time-out. The SLEEP and IDLE bits can then be tested to determine if the WDT event occurred in Sleep or Idle.

To use a WDT time-out during SLEEP mode as a wakeup interrupt, a return from interrupt (ERET) instruction must be used in the start-up code after the event was determined to be a WDT wake-up. This will cause code execution to continue from the instruction following the WAIT instruction that put the device in Power-Saving mode.

| Note: | | | | | | | |
|-------|---|--|--|--|--|--|--|
| | occur simultaneously, or in close proxim- | | | | | | |
| | ity, the NMI may not occur, due to the | | | | | | |
| | device being awakened by the peripheral | | | | | | |
| | interrupt. To avoid unexpected WDT | | | | | | |
| | Reset in this scenario, the WDT is auto- | | | | | | |
| | matically cleared when the device | | | | | | |
| | awakens. | | | | | | |

See **Section 26.0 "Watchdog Timer"** for detailed information on the WDT operation.

23.11 Interrupts Coincident with Power-Saving Instruction

Any peripheral interrupt that coincides with the execution of a WAIT instruction will be held off until entry into SLEEP or IDLE mode has completed. The device will then wake-up from SLEEP or IDLE mode.

23.12 I/O Pins Associated with Power-Saving Modes

No device pins are associated with Power-Saving modes.

NOTES:

24.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" (DS61132) for a detailed description of this peripheral.

The PIC32MX3XX/4XX Analog Comparator module contains one or more comparator(s) that can be configured in a variety of ways.

Following are some of the key features of this module:

- Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be inverted
- Selectable interrupt generation

A block diagram of the comparator module is shown in Figure 24-1.



FIGURE 24-1: COMPARATOR BLOCK DIAGRAM

24.1 Comparator Control Registers

| Note: | Each PIC32MX device variant may have | | | | |
|-------|---|--|--|--|--|
| | one or more Comparator modules. An 'x' | | | | |
| | used in the names of pins, control/status | | | | |
| | bits and registers denotes the particular | | | | |
| | module. Refer to the specific device data | | | | |
| | sheets for more details. | | | | |

A Comparator module consists of the following Special Function Registers (SFRs):

- CMxCON: Comparator Control Register
- CMxCONCLR, CMxCONSET, CMxCONINV: Atomic Bit Manipulation Registers for CMxCON
- CMSTAT: Comparator Status Registers
- CMSTATCLR, CMSTATSET, CMSTATINV: Atomic Bit Manipulation Registers for CMSTAT

The comparator module also has the following interrupt control registers:

- IFS1: Interrupt Flag Status Register
- IEC: Interrupt Enable Control Register
- IPC7: Interrupt Priority Control Register

TABLE 24-1: COMPARATOR SFRS SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------------|-----------|-------|--|--|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|--|--|
| BF80_A000 | CM1CON | 31:24 | _ | - | _ | — | — | _ | _ | _ | | |
| | | 23:16 | — | — | — | | | _ | — | - | | |
| | | 15:8 | ON | COE | CPOL | _ | _ | | | COUT | | |
| | | 7:0 | EVPO | L<1:0> | | CREF | _ | | CCH | <1:0> | | |
| BF80_A004 | CM1CONCLR | 31:0 | Write clears selected bits in CM1CON, read yields undefined value | | | | | | | | | |
| BF80_A008 | CM1CONSET | 31:0 | | Write sets selected bits in CM1CON, read yields undefined value | | | | | | | | |
| BF80_A00C | CM1CONINV | 31:0 | | Write inverts selected bits in CM1CON, read yields undefined value | | | | | | | | |
| BF80_A010 | CM2CON | 31:24 | — | — | — | | | _ | — | - | | |
| | | 23:16 | — | — | — | _ | - | _ | — | _ | | |
| | | 15:8 | ON | COE | CPOL | | | _ | — | COUT | | |
| | | 7:0 | EVPO | L<1:0> | — | CREF | | _ | CCH<1:0> | | | |
| BF80_A014 | CM2CONCLR | 31:0 | | Write clears selected bits in CM2CON, read yields undefined value | | | | | | | | |
| BF90_A018 | CM2CONSET | 31:0 | | Write sets selected bits in CM2CON, read yields undefined value | | | | | | | | |
| BF80_A01C | CM2CONINV | 31:0 | | Write inv | erts selected | bits in CM2 | CON, read y | vields undefi | s undefined value | | | |
| BF80_A060 | CMSTAT | 31:24 | | | | _ | _ | | | | | |
| | | 23:16 | | | | _ | _ | | | | | |
| | | 15:8 | _ | FRZ | SIDL | - | | - | - | - | | |
| | | 7:0 | _ | | | | | | C2OUT | C1OUT | | |
| BF80_A064 | CMSTATCLR | 31:0 | Write clears selected bits in CMSTAT, read yields undefined value | | | | | | | | | |
| BF80_A068 | CMSTATSET | 31:0 | Write sets selected bits in CMSTAT, read yields undefined value | | | | | | | | | |
| BF80_A06C | CMSTATINV | 31:0 | Write inverts selected bits in CMSTAT, read yields undefined value | | | | | | | | | |

Table 24-1 provides brief summaries of all comparator related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF88_1040 | IFS1 | 7:0 | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF |
| BF88_1070 | IEC1 | 7:0 | SPI2RXIE | SPI2TXIE | SPI2EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE |
| BF88_1100 | IPC7 | 23:16 | — | — | — | C | MP2IP<2:0 | > | CMP2I | S<1:0> |
| | | 15:8 | — | _ | — | CMP1IP<2:0> | | > | CMP1I | S<1:0> |
| | his summary tal | | • | • | | | • | | eral. Refer to | o the |

TABLE 24-2: COMPARATOR INTERRUPT REGISTER SUMMARY⁽¹⁾

| r-x | 24-1: CM1C | r-x | r-x | ONTROL REO | r-x | r-x | r-x |
|---|---|--|--|--|---|---|--|
| | | | | | | | _ |
| oit 31 | | | | | | | bit 2 |
| | | | | | | | 5112 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | _ | — | — | | | _ | — |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | R-0 |
| ON | COE | CPOL | _ | | _ | | СОЛТ |
| bit 15 | 001 | 0.01 | | | | | bit |
| | | | | | | | |
| R/W-1 | R/W-1 | r-x | R/W-0 | r-x | r-x | R/W-1 | R/W-1 |
| EVPO | OL<1:0> | _ | CREF | | — | ССН | <1:0> |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| _egend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Programn | nable bit | r = Reserved | bit |
| U = Unimpler | mented bit | -n = Bit Value | at POR · ('0' | '1' x – Linknov | (n) | | |
| | | | | 1, x = 01101 | vi i) | | |
| | | | | 1, X = 01101 | vii) | | |
| bit 31-16 | Reserved: W | /rite '0'; ignore | | | vii) | | |
| | Reserved: W ON: Compara | /rite '0'; ignore | | | | | |
| | ON: Compara 1 = Module is 0 = Module is | rite '0'; ignore ator ON bit s enabled. Sett s disabled and | read | es not affect the | other bits in t | his register. t does not affec | t the other bit |
| bit 31-16 bit 15 bit 14 | ON: Compara 1 = Module is 0 = Module is in this reg | frite '0'; ignore ator ON bit e enabled. Sett disabled and gister. | read ing this bit doe does not cons | es not affect the | other bits in t | - | t the other bit |
| bit 15 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compa 1 = Comparat | rite '0'; ignore ator ON bit enabled. Sett disabled and gister. rator Output E tor output is dr | read ing this bit doe does not cons nable bit iven on the ou | es not affect the sume current. C tput C1OUT pir | other bits in t learing this bi | - | t the other bit |
| bit 15 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Comparat 0 = Comparat | rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no | read ing this bit doe does not cons nable bit iven on the ou ot driven on the | es not affect the sume current. C | other bits in t learing this bi | - | t the other bit |
| bit 15 bit 14 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Comparat 0 = Comparat | Trite '0'; ignore ator ON bit e enabled. Sett disabled and gister. rator Output E tor output is dr tor output is no parator Output | read ing this bit doe does not cons nable bit iven on the ou ot driven on the | es not affect the sume current. C tput C1OUT pir | other bits in t learing this bi | - | t the other bit |
| bit 15 bit 14 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compa 1 = Comparat 0 = Comparat CPOL: Comp 1 = Output is 0 = Output is Note: Setting | rite '0'; ignore ator ON bit c enabled. Sett disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv | read ing this bit doe does not cons nable bit iven on the ou ot driven on the Inversion bit ert the signal t | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con | other bits in t learing this bi n T pin | - | s well. This wi |
| bit 15 bit 14 bit 13 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compa 1 = Comparat 0 = Comparat CPOL: Comp 1 = Output is 0 = Output is Note: Setting | rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv terrupt being g | read ing this bit doe does not cons nable bit iven on the ou ot driven on the Inversion bit ert the signal t | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con | other bits in t learing this bi n T pin | t does not affect | s well. This w |
| bit 15 bit 14 bit 13 bit 12 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compa 1 = Comparat 0 = Comparat CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W | (rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no barator Output inverted not inverted this bit will inv terrupt being g (rite '0' | read ing this bit doe does not cons nable bit iven on the ou ot driven on the Inversion bit ert the signal t generated on th | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con | other bits in t learing this bi n T pin | t does not affect | s well. This w |
| bit 15 bit 14 bit 13 bit 12 bit 12 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Compara 0 = Compara CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W | rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv terrupt being g rite '0' rite '0'; ignore | read ing this bit doe does not cons nable bit iven on the ou ot driven on the Inversion bit ert the signal t generated on the read | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con | other bits in t learing this bi n T pin | t does not affect | s well. This w |
| bit 15 bit 14 bit 13 bit 12 bit 12 bit 11-9 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Compara 0 = Compara CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W Reserved: W COUT: Comp 1 = Output of | rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv terrupt being g rite '0' rite '0'; ignore arator Output the comparato | read ing this bit doe does not cons nable bit iven on the ou ot driven on the ot driven on the Inversion bit ert the signal t generated on the read bit or is a '1' | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con | other bits in t learing this bi n T pin | t does not affect | s well. This w |
| bit 15 bit 14 bit 13 bit 12 bit 12 bit 11-9 bit 8 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Compara 0 = Compara CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W Reserved: W COUT: Comp 1 = Output of 0 = Output of | (rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv terrupt being g (rite '0' (rite '0'; ignore arator Output the comparator | read ing this bit doe does not cons nable bit iven on the ou ot driven on the Inversion bit read bit pr is a '1' or is a '0' | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con he opposite edg | other bits in t learing this bi n T pin | t does not affect | s well. This w |
| bit 15 bit 14 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Comparat 0 = Comparat CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W Reserved: W COUT: Comp 1 = Output of 0 = Output of EVPOL<1:0> | (rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is not parator Output inverted not inverted this bit will inv terrupt being g (rite '0' (rite '0'; ignore parator Output the comparato the comparato : Interrupt Eve | read ing this bit doe does not cons nable bit iven on the ou of driven on the Inversion bit ert the signal t generated on the read bit or is a '1' or is a '0' ent Polarity Sel | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con he opposite edg | other bits in t clearing this bi Γ pin parator interr ge from the on | t does not affect | s well. This w VPOL<1:0>. |
| bit 15 bit 14 bit 13 bit 12 bit 12 bit 11-9 bit 8 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Comparat 0 = Comparat CPOL: Comp 1 = Output is Note: Setting result in an in Reserved: W Reserved: W COUT: Comp 1 = Output of 0 = Output of 0 = Output of 1 = Output of 1 = Compara 1 = Comparat 1 = Comparat 0 = Comparat 1 = C | (rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no barator Output inverted not inverted this bit will inv terrupt being g (rite '0' (rite '0'; ignore arator Output the comparato the comparato c the comparato ator interrupt is | read ing this bit doe does not cons nable bit iven on the ou of driven on the ou of driven on the Inversion bit ert the signal t generated on the read bit or is a '1' or is a '0' ent Polarity Sel is generated of | es not affect the sume current. C tput C1OUT pir e output C1OUT o the to the con he opposite edg | other bits in t learing this bi Γ pin πparator interr ge from the on | t does not affect upt generator as e selected by E w transition of th | s well. This w VPOL<1:0>. ne comparate |
| bit 15 bit 14 bit 13 bit 12 bit 12 bit 11-9 bit 8 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Compara 0 = Compara CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W Reserved: W COUT: Comp 1 = Output of 0 = Output of 0 = Output of 1 = Output of 0 = Output of 1 = Compara 11 = Compara 0 = Compara 10 = C | (rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv terrupt being g (rite '0' (rite '0'; ignore arator Output the comparato the comparato the comparato ator interrupt is ator interrupt is | read ing this bit doe does not cons nable bit iven on the ou of driven on the Inversion bit ert the signal t generated on the read bit or is a '1' or is a '1' ent Polarity Sel is generated or | es not affect the sume current. C tput C1OUT pir e output C1OUT o the to the con he opposite edg lect bits on a low-to-high | other bits in t learing this bi T pin parator interra from the on or high-to-low | t does not affect upt generator as e selected by E w transition of th e comparator of | s well. This w VPOL<1:0>. ne comparate |
| bit 15 bit 14 bit 13 bit 12 bit 11-9 bit 8 | ON: Compara 1 = Module is 0 = Module is in this reg COE: Compara 1 = Comparat 0 = Comparat CPOL: Comp 1 = Output is 0 = Output is Note: Setting result in an in Reserved: W Reserved: W COUT: Comp 1 = Output of 0 = Output of 0 = Output of 0 = Output of 1 = Comparat 11 = Comparat 10 = Comparat 11 = Comparat | (rite '0'; ignore ator ON bit s enabled. Sett s disabled and gister. rator Output E tor output is dr tor output is no parator Output inverted not inverted this bit will inv terrupt being g (rite '0' (rite '0'; ignore arator Output the comparato the comparato | read ing this bit doe does not cons nable bit iven on the ou of driven on the Inversion bit ert the signal t generated on the read bit or is a '1' or is a '1' ent Polarity Sel is generated or | es not affect the sume current. C tput C1OUT pir e output C1OU ⁻ o the to the con he opposite edg lect bits on a low-to-high n a high-to-low to | other bits in t learing this bi Γ pin parator interr ge from the on or high-to-low | t does not affect upt generator as e selected by E w transition of th | s well. This w VPOL<1:0>. ne comparate |

REGISTER 24-1: CM1CON: COMPARATOR 1 CONTROL REGISTER (CONTINUED)

- bit 4 CREF: Comparator 1 Positive Input Configure bit
 - 1 = Comparator non-inverting input is connected to the internal CVREF
 - 0 = Comparator non-inverting input is connected to the C1IN+ pin
- bit 3-2 Reserved: Write '0'; ignore read
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator 1
 - 11 = Comparator inverting input is connected to the IVREF
 - 10 = Comparator inverting input is connected to the C2IN+ pin
 - 01 = Comparator inverting input is connected to the C1IN+ pin
 - 00 = Comparator inverting input is connected to the C1IN- pin

| | 4-2: CM2C | ON: COMPA | RATOR 2 C | UNIROL REG | JUSIER | | |
|-------------------|--|--|--|---|------------------|-------------------------------|----------------|
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | | — | | — | | | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| — | _ | — | | — | — | _ | — |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | R-0 |
| ON | COE | CPOL | | _ | | — | COUT |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-1 | R/W-1 | r-x | R/W-0 | r-x | r-x | R/W-1 | R/W-1 |
| EVPO | L<1:0> | — | CREF | — | | CCH | <1:0> |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable | | P = Program | | r = Reserved | Dit |
| U = Unimplem | iented bit | -n = Bit Value | at POR: ('0', | '1', x = Unknow | vn) | | |
| hit 04 40 | Deserve de M | | | | | | |
| bit 31-16 | | rite '0'; ignore i | read | | | | |
| bit 15 | ON: Compara | | na this hit dos | es not affect the | othor hits in t | his register | |
| | | disabled and | | | | t does not affect | the other bits |
| bit 14 | COE: Compa | rator Output Er | nable bit | | | | |
| | | | | tput C2OUT pir e output C2OU | | | |
| bit 13 | CPOL: Comp | arator Output I | nversion bit | | | | |
| | 1 = Output is | | | | | | |
| | - | this bit will inve | - | | • | upt generator as elected by E | |
| bit 12 | Reserved: W | rite '0' | | | | | |
| | Reserved: Write '0' | | | | | | |
| bit 11-9 | Reserved: W | rite '0'; ignore i | read | | | | |
| bit 11-9 bit 8 | | rite '0'; ignore i arator Output b | | | | | |
| | COUT: Comp 1 = Output of | arator Output b the comparato | oit r is a '1' | | | | |
| | COUT: Comp 1 = Output of 0 = Output of | arator Output b | bit r is a '1' r is a '0' | ect bits | | | |
| bit 8 | COUT: Comp 1 = Output of 0 = Output of EVPOL<1:0> | arator Output b the comparato the comparato : Interrupt Even | oit r is a '1' r is a '0' nt Polarity Sel | | or high-to-low | transition of the | |
| bit 8 | COUT: Comp 1 = Output of 0 = Output of EVPOL<1:0> 11 = Compara compara | arator Output b the comparato the comparato : Interrupt Even ator interrupt is ator output | oit r is a '1' r is a '0' nt Polarity Sel generated or | n a low-to-high | - | | |
| bit 8 | COUT: Comp 1 = Output of 0 = Output of EVPOL<1:0> 11 = Compara compara 10 = Compara | arator Output b the comparato the comparato : Interrupt Even ator interrupt is ator output ator interrupt is | oit r is a '1' r is a '0' nt Polarity Sel generated or generated or | n a low-to-high | transition of th | e comparator ou | |
| bit 8 | COUT: Comp 1 = Output of 0 = Output of EVPOL<1:0> 11 = Compara 10 = Compara 01 = Compara | arator Output b the comparato the comparato : Interrupt Even ator interrupt is ator output ator interrupt is | oit r is a '1' r is a '0' nt Polarity Sel generated or generated or generated or | n a low-to-high n a high-to-low n a low-to-high | transition of th | | |

REGISTER 24-2: CM2CON: COMPARATOR 2 CONTROL REGISTER (CONTINUED)

- bit 4 CREF: Comparator 1 Positive Input Configure bit
 - 1 = Comparator non-inverting input is connected to the internal CVREF
 - 0 = Comparator non-inverting input is connected to the C2IN+ pin
- bit 3-2 Reserved: Write '0'; ignore read
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator 2
 - 11 = Comparator inverting input is connected to the IVREF
 - 10 = Comparator inverting input is connected to the C1IN+ pin
 - 01 = Comparator inverting input is connected to the C2IN+ pin
 - 00 = Comparator inverting input is connected to the C2IN- pin

| | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|------------------------------|---|--|---|---|---------------------------|-----------------|-------|
| _ | | — | _ | — | | _ | _ |
| oit 31 | | | | | | | bit 2 |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | _ | _ | _ | _ | _ | _ | _ |
| oit 23 | | | | | | | bit 1 |
| r-x | R/W-0 | R/W-0 | r-x | r-x | r-x | r-x | r-x |
| _ | FRZ | SIDL | _ | _ | _ | _ | _ |
| bit 15 | | | | | | | bit |
| r-x | r-x | r-x | r-x | r-x | r-x | R-0 | R-0 |
| _ | _ | _ | _ | _ | _ | C2OUT | C10UT |
| bit 7 | | | | | | | bit |
| R = Readab U = Unimple | emented bit | W = Writable b -n = Bit Value a | | P = Programn '1', x = Unknov | | r = Reserved | bit |
| | | | | | | | |
| bit 31-15 | Reserved: W | rite '0'; ignore re | ead | | | | |
| | Reserved: W FRZ: Freeze | | ead | | | | |
| bit 31-15 bit 14 | FRZ: Freeze 1 = Freeze or 0 = Continue | Control bit peration when C operation when | PU enters D CPU enters | Debug Excepti | on mode | ' in normal mod | e. |
| | FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = All compa | Control bit beration when C operation when writable in Debu Idle Control bit rator modules a | PU enters D CPU enters ug Exception re disabled i | Debug Excepti mode only. It a n IDLE mode | on mode Iways reads '0 | ' in normal mod | le. |
| bit 14 bit 13 | FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = All compa 0 = All compa | Control bit beration when C operation when writable in Debu Idle Control bit rator modules a rator modules o | PU enters D CPU enters ug Exception are disabled i continue to op | Debug Excepti mode only. It a n IDLE mode | on mode Iways reads '0 | ' in normal mod | le. |
| bit 14 bit 13 bit 12-2 | FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = All compa 0 = All compa Reserved: W | Control bit beration when C operation when writable in Debu Idle Control bit rator modules a | PU enters D CPU enters ug Exception are disabled i continue to op ead | Debug Excepti mode only. It a n IDLE mode | on mode Iways reads '0 | ' in normal mod | le. |
| bit 14 bit 13 bit 12-2 | FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = All compa 0 = All compa Reserved: W C2OUT: Com 1 = Output of | Control bit peration when C operation when writable in Debu Idle Control bit rator modules a rator modules o rite '0'; ignore re | PU enters D CPU enters ug Exception are disabled i continue to op ead bit a a '1' | Debug Excepti mode only. It a n IDLE mode | on mode Iways reads '0 | ' in normal mod | le. |
| bit 14 | <pre>FRZ: Freeze 1 = Freeze op 0 = Continue Note: FRZ is SIDL: Stop in 1 = All compa 0 = All compa Reserved: W C2OUT: Com 1 = Output of 0 = Output of</pre> | Control bit peration when C operation when writable in Debu Idle Control bit rator modules a rator modules o rite '0'; ignore re parator Output b comparator 2 is | PU enters D CPU enters ug Exception are disabled i continue to op ead bit a '1' a a '0' | Debug Excepti mode only. It a n IDLE mode | on mode Iways reads '0 | ' in normal mod | le. |

24.2 Comparator Operation

24.2.1 COMPARATOR CONFIGURATION

The Comparator module has a flexible input and output configuration to allow the module to be tailored to the needs of the application. The PIC32MX3XX/4XX comparator module has individual control over the enables, output inversion, output on I/O pin and input selections. The VIN+ pin of each comparator can select from an input pin or the CVREF. The VIN- input of the comparator can select from one of 3 input pins or the IVREF. In addition, the module has two individual comparator event generation control bits. These control bits can be used for detecting when the output of an individual comparator changes to a desired state or changes states.

If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay (refer to the device data sheet for more information).

| Note: | Comparator interrupts should be disabled |
|-------|--|
| | during a Comparator mode change; |
| | otherwise, a false interrupt may be gener- |
| | ated. |

A single comparator is shown in the upper portion of Figure 24-2. The lower portion represents the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input at VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in the lower portion of Figure 24-2 demonstrate the uncertainty that is due to input offsets and the response time of the comparator.

24.3 Comparator Inputs

Depending on the Comparator Operating mode, the inputs to the comparators may be from two input pins or a combination of an input pin and one of two internal voltage references. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is set or cleared according to the result of the comparison (see Figure 24-2).



24.3.0.1 External Reference Signal

An external voltage reference may be used with the comparator by using the output of the reference as an input to the comparator. Refer to the device data sheet for input voltage limits.

24.3.0.2 Internal Reference Signals

The CVREF module and the IVREF can be used as inputs to the comparator (see Figure 24-1). The CVREF provides a user-selectable voltage for use as a comparator reference. Refer to **25.0** "**Comparator Reference**" of this manual for more information on this module. The IVREF has a fixed, 1.2V output that does not change with the device supply voltage. Refer to the device data sheet for specific details and accuracy of this reference.

24.4 Comparator Outputs

The comparator output is read through the CMSTAT register and the COUT bit (CM2CON<8> or CM1CON<8>). This bit is read-only. The comparator output may also be directed to an I/O pin via the CxOUT bit; however, the COUT bit is still valid when the signal is routed to a pin. For the comparator output to be available on the CxOut pin, the associated TRIS bit for the output pin must be configured as an output. When the COUT signal is routed to a pin the signal is the unsynchronized output of the comparator.

The output of the comparator has a degree of uncertainty. The uncertainty of each of the comparators is related to the input offset voltage and the response time, as stated in the specifications. The lower portion of Figure 24-2 provides a graphical representation of this uncertainty.

The comparator output bit, COUT, provides the latched sampled value of the comparator's output- when the register was read. There are two common methods used to detect a change in the comparator output:

- Software polling
- Interrupt generation

24.4.1 CHANGING THE POLARITY OF COMPARATOR OUTPUTS

The polarity of the comparator outputs can be changed using the CPOL bit (CMxCON<13>). CPOL appears below the comparator Cx on the left side of Figure 24-1.

24.5 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 24-3. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a zener diode, should have very little leakage current. See the device data sheet for input voltage limits. If a pin is to be shared by two or more analog inputs that are to be used simultaneously, the loading effects of all the modules involved must be taken into consideration. This loading may reduce the accuracy of one or more of the modules connected to the common pin. This may also require a lower source impedance than is stated for a single module with exclusive use of a pin in Analog mode.

Notes: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.

Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.



FIGURE 24-3: COMPARATOR ANALOG INPUT MODEL

24.6 Interrupts

EXAMPLE 24-1: COMPARATOR INITIALIZATION WITH INTERRUPTS ENABLED CODE EXAMPLE

```
\ensuremath{{\prime}}\xspace // Configure both comparators to generate an interrupt on any
                           // output transition
CM1CON = 0xC0D0;
                           // Initialize Comparator 1
                           // Comparator enabled, output enabled, interrupt on any output
                           // change, inputs: CVref, ClIN-
CM2CON = 0 \times A0C2;
                           // Initialize Comparator 2
                           // Comparator enabled, output enabled, interrupt on any output
                           // change, inputs: C2IN+, C1IN+
                           // Enable interrupts for Comparator modules and set priorities
                           // Set priority to 7 & sub priority to 3
IPC7SET = 0x00000700;
                           // Set CMP1 interrupt sub priority
IFS1CLR = 0x0000008;
                          // Clear the CMP1 interrupt flag
IEC1SET = 0x0000008;
                          // Enable CMP1 interrupt
IPC7SET = 0x00070000;
                          // Set CMP2 interrupt sub priority
IFS1CLR = 0x00000010;
                           // Clear the CMP2 interrupt flag
IEC1SET = 0x00000010;
                           // Enable CMP2 interrupt
```

EXAMPLE 24-2: COMPARATOR ISR CODE EXAMPLE

24.7 I/O Pin Control

| Pin Name | Module Control | Controlling Bit Field | Required TRIS Bit Setting | Pin Type | Buffer Type | Description |
|----------------------|-------------------|---|------------------------------|-------------|----------------|--------------------------|
| C1IN+ ⁽³⁾ | ON | CVREF ⁽¹⁾ , CCH<1:0> ⁽¹⁾ , CCH<1:0> ⁽²⁾ , AD1PCFG | Input | A, I | | Analog Input for C1IN+ |
| C1IN- | ON | CCH<1:0> ⁽¹⁾ , AD1PCFG | Input | A, I | | Analog Input for C1IN- |
| C2IN+ | ON | CVREF ⁽²⁾ , CCH<1:0> ⁽¹⁾ , CCH<1:0> ⁽²⁾ , AD1PCFG | Input | A, I | — | Analog Input for C2IN+ |
| C2IN- | ON | CCH<1:0> ⁽²⁾ , AD1PCFG | Input | A, I | — | Analog Input for C2IN- |
| C1OUT | ON | COE ⁽¹⁾ | Output | D, O | | Digital Output of the C1 |
| C2OUT | ON | COE ⁽²⁾ | Output | D, O | — | Digital Output of the C2 |

TABLE 24-3: PINS ASSOCIATED WITH A COMPARATOR

Legend: ST = Schmitt Trigger input with CMOS levels, I = Input, O = Output, A = Analog, D = Digital

Note 1: In CM1CON register.

2: In CM2CON register.

3: On USB variants, when USB is enabled, this pin is controlled by the USB module and therefore is not available as a comparator input.

25.0 COMPARATOR REFERENCE

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX family of devices. It |
| | is not intended to be a comprehensive refer- |
| | ence source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

The Comparator Voltage Reference (CVREF) is a 16tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. A block diagram of the module is shown in Figure 25-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output. Please see the specific device data sheet for information.

The comparator voltage reference has the following features:

- High and low range selection
- Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- Output can be connected to a pin



FIGURE 25-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

25.1 Comparator Voltage Reference Control Registers

The CVREF module consists of the following Special Function Registers (SFRs):

- CVRCON: Control Register for the Module
- CVRCONCLR, CVRCONSET, CVRCONINV: atomic Bit Manipulation Registers for CVRCON

Table 25-1 provides a brief summary of all CVREF module related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

TABLE 25-1: COMPARATOR VOLTAGE REFERENCE SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_9800 | CVRCON | 31:24 | — | _ | _ | _ | — | — | — | — |
| | | 23:16 | — | _ | _ | _ | _ | — | — | _ |
| | | 15:8 | ON | | - | - | - | — | | |
| | | 7:0 | - | CVROE | CVRR | CVRSS | | CVR< | 3:0> | |
| BF80_9804 | CVRCONCLR | 31:0 | | Write | clears selecte | d bits in CVRC | ON, read yiel | ds undefined v | /alue | |
| BF80_9808 | CVRCONSET | 31:0 | | Write | sets selected | bits in CVRC | ON, read yield | s undefined va | alue | |
| BF80_980C | CVRCONINV | 31:0 | | Write | nverts selecte | d bits in CVRC | CON, read yiel | ds undefined | value | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--|--|---|--|--|---|-------------------------------|--------------|
| — | — | — | — | — | _ | — | — |
| bit 31 | | | | | | • | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| _ | — | — | — | — | _ | _ | — |
| bit 23 | | | | | | | bit 1 |
| R/W-0 | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| ON | | _ | — — | <u> </u> | — | — | — |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| r-x | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | CVROE | CVRR | CVRSS | | CVR | <3:0> | |
| bit 7 | | | | | | | bit |
| R = Readabl J = Unimple bit 31-16 | mented bit Reserved: W | rite '0'; ignore | e at POR: ('0', '' read | P = Program I', x = Unknov | | r = Reserved | bit |
| R = Readabl U = Unimple bit 31-16 | Reserved: W ON: CVREF P 1 = Module is | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti | read ng this bit does | 1', x = Unknov not affect the | vn) other bits in the | e register | |
| R = Readabl U = Unimple bit 31-16 | Reserved: W ON: CVREF P 1 = Module is | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and | e at POR: ('0', ' read | 1', x = Unknov not affect the | vn) other bits in the | e register | |
| R = Readabl U = Unimple bit 31-16 bit 15 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster | read ng this bit does does not consu | 1', x = Unknov not affect the | vn) other bits in the | e register | |
| Legend: R = Readabl U = Unimple bit 31-16 bit 31-16 bit 15 bit 15 bit 14-7 bit 6 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena | read ng this bit does does not consu read able bit | 1', x = Unknov not affect the | vn) other bits in the | e register | |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne | read at POR: ('0', '' read it ng this bit does does not consu read able bit n CVREF pin ected from CVR | 1', x = Unknov not affect the ume current; cl | vn) other bits in the learing this bit | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 15 bit 14-7 bit 6 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the | read bit ng this bit does does not consu read able bit n CVREF pin ected from CVR a TRIS bit settin | 1', x = Unknov not affect the ume current; cl | vn) other bits in the learing this bit | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 bit 6 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE CVRR: CVREE 1 = 0 to 0.67 | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the Range Selec CVRSRC, with | read bit ng this bit does does not consu read able bit n CVREF pin ected from CVR a TRIS bit settin | 1', x = Unknov not affect the ume current; cl EF pin g; see Section p size | vn) other bits in the learing this bit of n 12.0 "I/O Por | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 bit 6 bit 5 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE CVRR: CVREE 1 = 0 to 0.67 0 = 0.25 CVRS | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the Range Selec CVRSRC, with SRC to 0.75 CV EF Source Sel | e at POR: ('0', ' read ng this bit does does not consu read able bit n CVREF pin ected from CVR e TRIS bit settin ction bit CVRSRC/24 ste /RSRC, with CVR ection bit | 1', x = Unknov not affect the ume current; cl EF pin g; see Section p size RSRC/32 step s | vn) other bits in the learing this bit o n 12.0 "I/O Por size | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 bit 6 bit 5 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE CVRR: CVREE 1 = 0 to 0.67 0 = 0.25 CVRS CVRSS: CVR | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the Range Selec CVRSRC, with SRC to 0.75 CV EF Source Sel or voltage refe | read at POR: ('0', '' read ng this bit does does not consu- read able bit n CVREF pin ected from CVR TRIS bit settin ction bit CVRSRC/24 ste /RSRC, with CVI | 1', x = Unknov not affect the ume current; cl EF pin g; see Section p size RSRC/32 step s CVRSRC = (VR | vn) other bits in the learing this bit n 12.0 "I/O Por size EF+) – (VREF-) | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 bit 6 bit 5 bit 5 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE CVRR: CVREE 1 = 0 to 0.67 0 = 0.25 CVR 1 = Comparat 0 = Comparat | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the E Range Select CVRSRC, with SRC to 0.75 CV EF Source Sel or voltage refe | e at POR: ('0', ' read ng this bit does does not consu read able bit n CVREF pin ected from CVR e TRIS bit settin ction bit CVRSRC/24 ster /RSRC, with CVI ection bit erence source, 0 | 1', x = Unknov not affect the ume current; cl g; see Section g size RSRC/32 step s CVRSRC = (VR CVRSRC = AVE | vn) other bits in the learing this bit n 12.0 "I/O Por size EF+) – (VREF-) od – AVSS | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 bit 6 bit 5 bit 5 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE CVRR: CVREE 1 = 0 to 0.67 0 = 0.25 CVRS CVRSS: CVR 1 = Comparat 0 = Comparat CVR<3:0>: C When CVRR | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the Range Selec CVRSRC, with SRC to 0.75 CV EF Source Sel or voltage refe or voltage refe VREF Value Se = 1: | read at POR: ('0', '' read it ng this bit does does not consu- read able bit n CVREF pin ected from CVR a TRIS bit settin ction bit CVRSRC/24 ster /RSRC, with CVR ection bit erence source, () election $0 \le CVR$ | 1', x = Unknov not affect the ume current; cl g; see Section g size RSRC/32 step s CVRSRC = (VR CVRSRC = AVE | vn) other bits in the learing this bit n 12.0 "I/O Por size EF+) – (VREF-) od – AVSS | e register does not affect | the other bi |
| R = Readabl U = Unimple bit 31-16 bit 15 bit 14-7 | Reserved: W ON: CVREF P 1 = Module is 0 = Module is in the regi Reserved: W CVROE: CVR 1 = Voltage le 0 = Voltage le Note: CVROE CVRR: CVREE 1 = 0 to 0.67 0 = 0.25 CVRS CVRSS: CVR 1 = Comparat 0 = Comparat CVR<3:0>: C | -n = Bit Value rite '0'; ignore eripheral On b enabled; setti disabled and ster rite '0'; ignore EF Output Ena vel is output o vel is disconne E overrides the Range Selec CVRSRC, with SRC to 0.75 CV EF Source Sel or voltage refe or voltage refe VREF Value Se = 1: R<3:0>/24) • (| read at POR: ('0', '' read it ng this bit does does not consu- read able bit n CVREF pin ected from CVR a TRIS bit settin ction bit CVRSRC/24 ster /RSRC, with CVR ection bit erence source, () election $0 \le CVR$ | 1', x = Unknov not affect the ume current; cl g; see Section g size RSRC/32 step s CVRSRC = (VR CVRSRC = AVE | vn) other bits in the learing this bit n 12.0 "I/O Por size EF+) – (VREF-) od – AVSS | e register does not affect | the other bi |

25.2 Operation

The CVREF module is controlled through the CVRCON register (Register 25-1). The CVREF provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Value Selection bits, CVR3:CVR0, with one range offering finer resolution and the other offering a wider range of output voltage. The typical output voltages are listed in Table 25-2.

The equations used to calculate the CVREF output are as follows:

```
If CVRR = 1:
Voltage
Reference = ((CVR3:CVR0)/24) x (CVRSRC)
If CVRR = 0:
Voltage
Reference = (CVRSRC/4) + ((CVR3:CVR0)/32)
x (CVRSRC)
```

The CVREF Source Voltage (CVRSRC) can come from either VDD and Vss, or the external VREF+ and VREFpins that are multiplexed with I/O pins. The voltage source is selected by the CVRSS bit (CVRCON<4>). The voltage reference is output to the CVREF pin by setting the CVROE (CVRCON<6>) bit; this will override the corresponding TRIS bit setting.

The settling time of the CVREF must be considered when changing the CVREF output (refer to the data sheet for your device).

| C)/(D. 2)-0: | Voltage R | eference |
|--------------|-----------------------|----------------------|
| CVR<3:0> | CVRR = 0 (CVRCON <5>) | CVRR = 1 (CVRCON <5> |
| 0 | 0.83V | 0.00V |
| 1 | 0.93V | 0.14V |
| 2 | 1.03V | 0.28V |
| 3 | 1.13V | 0.41V |
| 4 | 1.24V | 0.55V |
| 5 | 1.34V | 0.69V |
| 6 | 1.44V | 0.83V |
| 7 | 1.55V | 0.96V |
| 8 | 1.65V | 1.10V |
| 9 | 1.75V | 1.24V |
| 10 | 1.86V | 1.38V |
| 11 | 1.96V | 1.51V |
| 12 | 2.06V | 1.65V |
| 13 | 2.17V | 1.79V |
| 14 | 2.27V | 1.93V |
| 15 | 2.37V | 2.06V |

TABLE 25-2: TYPICAL VOLTAGE REFERENCE WITH CVRsRc = 3.3

25.2.1 CVREF OUTPUT CONSIDERATIONS

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 25-1) keep the voltage reference from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the voltage reference output changes with fluctuations in that source. Refer to the product data sheet for the electrical specifications. Table 25-3 contains the typical output impedances for the CVREF module.

| | Voltage R | leference |
|----------|-----------------------|----------------------|
| CVR<3:0> | CVRR = 0 (CVRCON <5>) | CVRR = 1 (CVRCON <5> |
| 0 | 12k | 500 |
| 1 | 13k | 1.9k |
| 2 | 13.8k | 3.7k |
| 3 | 14.4k | 5.3k |
| 4 | 15k | 6.7k |
| 5 | 15.4k | 7.9k |
| 6 | 15.8k | 9k |
| 7 | 15.9k | 9.9k |
| 8 | 16k | 10.7k |
| 9 | 15.9k | 11.3k |
| 10 | 15.8k | 11.7k |
| 11 | 15.4k | 11.9k |
| 12 | 15k | 12k |
| 13 | 14.4k | 11.9k |
| 14 | 13.8k | 11.7k |
| 15 | 12.9k | 11.3k |

25.2.2 INITIALIZATION

This initialization sequence, shown in Example 25-1, configures the CVREF module for: module enabled, output enabled, high range, and set output for maximum (2.37V).

EXAMPLE 25-1: VOLTAGE REFERENCE CONFIGURATION

CVRCON = 0x804F; //Initialize Voltage Reference Module //enable module, enable output, set // range to high, set output to maximum

25.3 Interrupts

There are no Interrupt configuration registers or bits for the CVREF module. The CVREF module does not generate interrupts.

25.4 I/O Pin Control

The CVREF module has the ability to output to a pin. When the CVREF module is enabled and CVROE (CVRCON<6>) is '1', the output driver for the CVREF pin is disabled and the CVREF voltage is available at the pin. For proper operation, the TRIS bit corresponding to the CVREF pin must be a '1' when CVREF is to be output to a pin. This disables the Digital Input mode for the pin and prevents undesired current draw resulting from applying an analog voltage to a digital input pin. The output buffer has very limited drive capability. An external buffer amplifier is recommended for any application that uses the CVREF voltage externally. An output capacitor may be used to reduce output noise. Use of an output capacitor will increase settling time.

| | TABLE 25-4: | PINS ASSOCIATED WITH A COMPARATOR |
|--|-------------|-----------------------------------|
|--|-------------|-----------------------------------|

| Pin Name | Module Control | Controlling Bit Field | Required TRIS Bit Setting | Pin Type | Buffer Type | Description |
|----------|-------------------|--------------------------|---------------------------------|-------------|----------------|--------------|
| CVREF | ON | CVROE | Input | A, O | — | CVREF Output |

Legend: ST = Schmitt Trigger input with CMOS levels, I = Input, O = Output, A = Analog, D = Digital

26.0 WATCHDOG TIMER

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX of devices. It is not |
| | intended to be a comprehensive reference |
| | source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

This section describes the operation of the Watchdog Timer (WDT) and Power-Up Timer of the PIC32MX3XX/4XX. The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode. Refer to Figure 26-1.

The following are some of the key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep or Idle

TABLE 26-1:RESULTS OF A WDT TIME-OUT EVENT FOR AVAILABLE MODES OF
DEVICE OPERATION

| Device Mode | Device Reset Generated | Non- Maskable Interrupt Generated | WDTO ⁽¹⁾ Bit Set | SLEEP ⁽¹⁾ Bit Set | IDLE ⁽¹⁾ Bit Set | Device Registers Reset |
|-------------|---------------------------|--|--------------------------------|---------------------------------|-----------------------------|------------------------------|
| Awake | Yes | No | Yes | No | No | Yes |
| Sleep | No | Yes | Yes | Yes | No | No |
| Idle | No | Yes | Yes | No | Yes | No |

Note 1: Status bits are in the RCON register.

FIGURE 26-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM



26.1 Watchdog Timer Registers

TABLE 26-2: WDT SFR SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-----------|-------|--|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_0000 | WDTCON | 31:24 | _ | | | | | - | — | |
| | | 23:16 | — | _ | — | — | — | _ | — | — |
| | | 15:8 | ON | _ | — | — | — | — | — | — |
| | | 7:0 | _ | | | SWDTPS | | | — | WDTCLR |
| BF80_0004 | WDTCONCLR | 31:0 | Write clears selected bits in WDTCON, Read yields an undefined value | | | | | | | |
| BF80_0008 | WDTCONSET | 31:0 | Write sets selected bits in WDTCON, Read yields an undefined value | | | | | | | |
| BF80_000C | WDTCONINV | 31:0 | | Write in | verts selected | bits in WDTC | ON, Read yiel | ds an undefine | ed value | |

TABLE 26-3: RESET REGISTER SUMMARY⁽¹⁾

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|----------------------------------|-------|-------------------|---|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_F600 | RCON | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | _ | _ | — | _ | _ | _ | _ | — |
| | | 15:8 | _ | | _ | | | - | CM | VREGS |
| | | 7:0 | EXTR | SWR | _ | WDTO | SLEEP | IDLE | BOR | POR |
| BF80_F604 | RCONCLR | 31:0 | | Write | clears selecte | d bits in RCO | N, Read yields | an undefined | value | |
| BF80_F608 | RCONSET | 31:0 | | Write | e sets selected | I bits in RCON | , Read yields | an undefined v | value | |
| BF80_F60C | RCONINV | 31:0 | | Write inverts selected bits in RCON, Read yields an undefined value | | | | | | |
| | This summary ta Reference Man | | | | | | tchdog Timer | peripheral. Re | fer to the PICS | 32MX Family |

TABLE 26-4: DEVICE CONFIGURATION SUMMARY⁽¹⁾

| | irtual Idress | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit Bit Bit Bit 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 | | | | |
|------|------------------|---------|---|-------------------|-------------------|-------------------|--|--|--|--|--|
| BFC | 0_2FF8 | DEVCFG1 | 23:16 | FWDTEN | _ | _ | WDTPS<4:0> | | | | |
| Note | 1: | | This summary table contains partial register definitions that only pertain to the Watchdog Timer peripheral. Refer to the <i>PIC32MX Family Reference Manual</i> (DS61132) for a detailed description of these registers. | | | | | | | | |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|-------------|--|-------------------------------------|-----------------|-----------------|-----------------|---------------|------------------|
| — | — | | — | — | — | — | — |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| bit 23 | — | _ | _ | _ | — | _ | |
| 511 2.5 | | | | | | | DICIN |
| R/W-0 | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| ON | | _ | | | | — | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | - |
| r-x | R-x | R-x | R-x | R-x | R-x | r-0 | R/W-0 |
| bit 7 | | | SWDTPS | | | — | WDTCLR bit (|
| | | | | | | | Dit (|
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Program | mable bit | r = Reserved | d bit |
| U = Unimple | mented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | /n) | | |
| L:1 04 40 | | | | | | | |
| bit 31-16 | | rite '0'; ignore | | | | | |
| bit 15 | ON: Watchdog Timer Enable bit ⁽¹⁾ | | | | | | |
| | 1 = Enables the WDT if it is not enabled by the device configuration 0 = Disable the WDT if is was enabled in software. | | | | | | |
| bit 14-7 | Reserved: W | rite '0'; ignore | read | | | | |
| bit 6-2 | | - | | og Timer Post-S | Scaler Value fr | om Device Cor | nfiguration bits |
| bit 1 | Reserved: \ | | | C | | | 0 |
| bit 0 | | atchdog Timer '1' will reset the | e WDT. | | | | |

Note 1: A read of this bit will result in a '1' if the WDT is enabled by the device configuration or by software.

REGISTER 26-2: RCON: RESETS CONTROL REGISTER

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
|--------------|---------------|----------------|-----------------|----------------|----------------------------------|-----------------|-------|
| — | — | — | — | — | — | — | _ |
| bit 31 | | | | | • | | bit 2 |
| | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x |
| | — | — | — | — | — | — | — |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| R/W-0 | r-x | r-x | r-x | r-x | R-0 | R/W-0 | R/W-0 |
| | <u> </u> | <u> </u> | <u> </u> | | | CM | VREGS |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| EXTR | SWR | — | WDTO | SLEEP | IDLE | BOR | POR |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimplem | ented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknov | vn) | | |
| | | | | | | | |
| bit 4 | WDTO: Watch | ndog Time-Out | bit | | | | |
| | | | | e device was p | | | |
| | | | | e the WDTO bi | t was cleared b | y software | |
| bit 3 | | Mode Status | | | | | |
| | | | • | | was powered u EEP bit was cle | • | oro |
| bit 2 | IDLE: Idle Mo | | i in Sieep mou | | | cared by Sollwa | שוג |
| | | | dla mada sina | o tho dovice w | as powered up | | |
| | | | | | as powered up | | |

0 = The device has not been in Idle mode since the Idle bit was cleared by software

| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
|---------------------|--|---|---|---|------------|--------------|---------|
| _ | — | — | — | _ | — | _ | _ |
| bit 31 | | | | • | | | bit 24 |
| | | | | | | | |
| R/P-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| FWDTEN | _ | _ | | | WDTPS<4:0> | | |
| bit 23 | | • | 1 | | | | bit 16 |
| | | | | | | | |
| R/P-1 | R/P-1 | R/P-1 | R/P-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| FCKS | SM<1:0> | FPBDI | V<1:0> | _ | OSCIOFNC | POSCM | 1D<1:0> |
| bit 15 | | 1 | | | | | bit 8 |
| | | | | | | | |
| R/P-1 | r-1 | R/P-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| IESO | | FSOSCEN | _ | _ | | FNOSC<2:0> | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e hit | W = Writable I | hit | P = Program | mable bit | r = Reserved | bit |
| U = Unimpler | | -n = Bit Value | | • | | | bit |
| e p.e. | | | | ., | , | | |
| | | | | | | | |
| hit 31-24 | Peserved: W | rito '1' | | | | | |
| bit 31-24 | Reserved: W | | Hordword Fra | blo bit | | | |
| bit 31-24 bit 23 | FWDTEN: Wa | atchDog Timer | | | 1/270 | | |
| | FWDTEN: Wa 1 = The WDT | atchDog Timer | l cannot be dis | sabled by soft | | | |
| bit 23 | FWDTEN: Wa 1 = The WDT 0 = The WDT | atchDog Timer is enabled and is not enabled. | l cannot be dis | sabled by soft | | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W | atchDog Timer I is enabled and is not enabled. /rite '1' | l cannot be dia . It can be ena | sabled by softw bled in softwa | re | | |
| bit 23 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0 > These bits ar | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th 045,876 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th 045,876 24,288 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits ar 10100 = 1:1,1 10011 = 1:52 10010 = 1:13 | atchDog Timer I is enabled and is not enabled. (rite '1' •: Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits ar 10100 = 1:1, 10011 = 1:52 10010 = 1:13 10000 = 1:65 | atchDog Timer I is enabled and is not enabled. /rite '1' •: Watchdog Tir e used to set th 045,876 24,288 32,144 31,072 5,536 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:02 These bits ar 10100 = 1:1, 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 | atchDog Timer I is enabled and rite '1' •: Watchdog Tir e used to set th 045,876 24,288 52,144 11,072 5,536 2,768 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:02 These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01110 = 1:16 | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th 045,876 24,288 52,144 31,072 5,536 2,768 5,384 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:02 These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01110 = 1:16 01101 = 1:8,7 | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:02 These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01110 = 1:16 | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th 045,876 24,288 32,144 31,072 5,536 2,768 5,384 192 096 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:02 These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01110 = 1:16 01101 = 1:8, 01100 = 1:4,1 | atchDog Timer I is enabled and is not enabled. /rite '1' >: Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 096 048 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01110 = 1:16 01101 = 1:8, 01100 = 1:4,1 01011 = 1:2,0 01010 = 1:1,1 01001 = 1:51 | atchDog Timer I is enabled and is not enabled. /rite '1' •: Watchdog Tir e used to set th 045,876 24,288 52,144 31,072 5,536 2,768 5,384 192 096 048 024 2 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01110 = 1:16 01101 = 1:8, 01100 = 1:4,1 01011 = 1:2,1 01001 = 1:51 01000 = 1:25 | atchDog Timer I is enabled and is not enabled. /rite '1' •: Watchdog Tir e used to set th 045,876 24,288 32,144 31,072 5,536 2,768 5,384 192 096 048 024 2 56 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01100 = 1:4,1 01011 = 1:2,1 01001 = 1:51 01000 = 1:25 00111 = 1:12 | atchDog Timer I is enabled and is not enabled. (rite '1' •: Watchdog Tir e used to set th 045,876 24,288 32,144 31,072 5,536 2,768 5,384 192 096 048 024 2 56 8 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01100 = 1:4,1 01011 = 1:2,1 01001 = 1:51 01000 = 1:25 00111 = 1:12 00110 = 1:64 | atchDog Timer I is enabled and is not enabled. (rite '1' •: Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 096 048 024 2 56 88 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01100 = 1:4,1 01011 = 1:2,1 01010 = 1:1,1 01000 = 1:25 00111 = 1:12 00110 = 1:64 00101 = 1:32 | atchDog Timer I is enabled and is not enabled. frite '1' Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 096 048 024 2 56 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01100 = 1:4,1 01011 = 1:2,1 01001 = 1:51 01000 = 1:25 00111 = 1:12 00110 = 1:64 | atchDog Timer I is enabled and is not enabled. frite '1' Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 096 048 024 2 56 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01100 = 1:4,0 10011 = 1:2,1 01001 = 1:51 01001 = 1:51 01000 = 1:64 00101 = 1:32 00100 = 1:164 01001 = 1:32 00100 = 1:164 01001 = 1:32 00100 = 1:164 00101 = 1:32 00100 = 1:164 00100 = 1:164 00100 = 1:164 00100 = 1:164 00000 = 1:164 00100 = 1:164 00000 = 1:164 000000 = 1:164 000000000000000000000000000000000000 | atchDog Timer I is enabled and is not enabled. frite '1' Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 096 048 024 2 56 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |
| bit 23 bit 22 | FWDTEN: Wa 1 = The WDT 0 = The WDT Reserved: W WDTPS<4:0> These bits an 10100 = 1:1,1 10011 = 1:52 10010 = 1:26 10001 = 1:13 10000 = 1:65 01111 = 1:32 01100 = 1:4,1 01001 = 1:51 01001 = 1:52 01101 = 1:25 01101 = 1:25 00111 = 1:22 00101 = 1:64 00101 = 1:8,1 01000 = 1:16 00101 = 1:32 00100 = 1:16 00011 = 1:8 | atchDog Timer I is enabled and is not enabled. frite '1' Watchdog Tir e used to set th 045,876 24,288 52,144 51,072 5,536 2,768 5,384 192 096 048 024 2 56 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | l cannot be dis . It can be ena ner Postscale | sabled by softw bled in softwa r Selection bits | re | | |

- Note 1: All combinations not listed result in operation as if the selection was 10100.
 - **2**: Do not disable POSC (POSCMD = 00) when using this oscillator source.

REGISTER 26-3: DEVCFG1: DEVICE CONFIGURATION WORD 1

| bit 15-14 | FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits |
|-----------|--|
| | 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled |
| | 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled |
| | 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| bit 13-12 | FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits |
| | 11 = PBCLK is SYSCLK divided by 8 |
| | 10 = PBCLK is SYSCLK divided by 4 |
| | 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1 |
| bit 11 | Reserved: Write '1' |
| bit 10 | OSCIOFNC: CLKO Enable Configuration bit |
| DIT TO | 1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for |
| | the External Clock (EC) mode for the CLKO to be active (POSCMD<1:0> = 11 or 00) |
| | 0 = CLKO output disabled |
| bit 9-8 | POSCMD<1:0>: Primary Oscillator Configuration bits |
| | 11 = Primary oscillator is disabled |
| | 10 = HS Oscillator mode selected |
| | 01 = XT Oscillator mode selected |
| L:4 7 | 00 = External Clock mode selected |
| bit 7 | IESO: Internal External Switchover bit |
| | 1 = Internal External Switchover mode enabled (Two-Speed Start-Up enabled) 0 = Internal External Switchover mode disabled (Two-Speed Start-Up disabled) |
| bit 6 | Reserved: Write '1' |
| bit 5 | FSOSCEN: Secondary Oscillator Enable bits |
| | 1 = Enable secondary oscillator |
| | 0 = Disable secondary oscillator |
| bit 4-3 | Reserved: Write '1' |
| bit 2-0 | FNOSC<2:0>: Oscillator Selection bits |
| | 000 = Fast RC Oscillator (FRC) |
| | 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV + PLL) |
| | 010 = Primary Oscillator (XT, HS, EC) ⁽²⁾ 011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL) ⁽²⁾ |
| | 100 = Secondary Oscillator |
| | 101 = Low-Power RC Oscillator (LPRC) |
| | 110 = FRCDIVIG Fast RC Oscillator with fixed divide-by-16 postscaler |
| | 111 = Fast RC Oscillator with divide-by-N (FRCDIV) |
| N | |

- **Note 1:** All combinations not listed result in operation as if the selection was 10100.
 - **2:** Do not disable POSC (POSCMD = 00) when using this oscillator source.

26.2 Watchdog Timer and Power-Up Timer Operation

This describes the operation of the Watchdog Timer operation and the Power-Up Timer

26.2.1 WATCHDOG TIMER OPERATION

If enabled, the WDT will increment until it overflows or "times out". A WDT time-out will force a device Reset, except during Sleep or Idle modes. To prevent a WDT time-out Reset, the user must periodically clear the Watchdog Timer by setting the WDTCLR (WDTCON<0>) bit.

The WDT uses the LPRC oscillator for reliability.

| Note: | The LPRC is enabled whenever the WDT |
|-------|--------------------------------------|
| | is enabled. |

26.2.2 ENABLING AND DISABLING THE WDT

The WDT is enabled or disabled by the device configuration or controlled via software by writing to the WDTCON register.

26.2.3 DEVICE CONFIGURATION CONTROLLED WDT

If the FWDTEN Configuration bit is set, then the WDT is always enabled. The WDT ON control bit (WDTCON<15>) will reflect this by reading a '1'. In this mode, the ON bit cannot be cleared in software. This bit will not be cleared by any form of Reset. To disable the WDT in this mode, the configuration must be rewritten to the device.

Note: The default state for the WDT on an unprogrammed device is WDT enabled.

26.2.4 SOFTWARE CONTROLLED WDT

If the FWDTEN Configuration bit is a '0', then the WDT can be enabled or disabled (the default condition) by software. In this mode, the ON (WDTCON<15>) bit reflects the status of the WDT under software control. A '1' indicates the WDT is enabled and a '0' indicates it is disabled.

The WDT is enabled in software by setting the WDT ON control bit. The WDT ON control bit is cleared on any device Reset, The bit is not cleared upon a wake from Sleep or exit from Idle mode. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during noncritical segments for maximum power savings. This bit can also be used to disable the WDT while the part is awake to eliminate the need for WDT servicing, and then re-enable it before the device is put into Idle or Sleep to wake the part at a later time.

26.2.5 WDT OPERATION IN POWER SAVE MODES

The WDT, if enabled, will continue operation in Sleep or Idle modes. The WDT may be used to wake the device from Sleep or Idle. When the WDT times out in a Power Save mode, a Non-Maskable Interrupt (NMI) is generated and the WDTO (RCON<4>) bit is set. The NMI vectors execution to the CPU start-up address but does not reset registers or peripherals. If the device was in Sleep, the SLEEP (RCON<3>) status bit will also be set. If the device was in Idle, the IDLE (RCON<2>) status bit will also be set. These bits allow the start-up code to determine the cause of the wake-up.

26.2.6 TIME DELAYS ON WAKE

There will be a time delay between the WDT event in Sleep and the beginning of code execution. The duration of this delay consists of the Start-up time for the oscillator in use and the Power-Up Timer delay, if it is enabled.

Unlike a wake-up from Sleep mode, there are no time delays associated with wake-up from Idle mode. The system clock is running during Idle mode; therefore, no start-up delays are required at wake-up.

26.2.7 RESETTING THE WDT TIMER

The WDT is reset by any of the following:

- On ANY device Reset
- By a WDTCONSET = 0x01 or equivalent instruction during normal execution.
- Execution of a DEBUG command
- Exiting from Idle or Sleep due to an interrupt

Note: The WDT timer is not reset when the device enters a Power Save mode. The WDT should be serviced prior to entering a Power Save mode.

26.2.8 WDT TIMER PERIOD SELECTION

The WDT clock source is the internal LPRC oscillator, which has a nominal frequency of 32 kHz. This creates a nominal time-out period for the WDT (TwDT) of 1 millisecond when no postscaler is used.

| Note: | The WDT time-out period is directly |
|-------|--|
| | related to the frequency of the LPRC |
| | oscillator. The frequency of the LPRC |
| | oscillator will vary as a function of device |
| | operating voltage and temperature. |
| | Please refer to the specific |
| | PIC32MX3XX/4XX device data sheet for |
| | LPRC clock frequency specifications. |

© 2008 Microchip Technology Inc.

26.2.9 WDT POSTSCALERS

The WDT has a 5-bit postscaler to create a wide variety of time-out periods. This postscaler provides 1:1 through 1: 1048576 divider ratios. Time-out periods that range between 1 ms and 1048.576 seconds (nominal) can be achieved using the postscaler.

The postscaler settings are selected using the WDTPS bits in the DEVCFG1 Configuration register. The timeout period of the WDT is calculated as follows:

EQUATION 26-1: WDT TIME-OUT PERIOD CALCULATIONS

WDT Period = $1 \text{ ms} \cdot 2^{\text{Prescaler}}$

TABLE 26-5: WDT TIME-OUT PERIOD VS. POSTSCALER SETTINGS

| FWDTPS<4:0> | Postscaler Ratio | Time-out Period |
|-------------|---------------------|--------------------|
| 00000 | 1:1 | 1 ms |
| 00001 | 1:2 | 2 ms |
| 00010 | 1:4 | 4 ms |
| 00011 | 1:8 | 8 ms |
| 00100 | 1:16 | 16 ms |
| 00101 | 1:32 | 32 ms |
| 00110 | 1:64 | 64 ms |
| 00111 | 1:128 | 128 ms |
| 01000 | 1:256 | 256 ms |
| 01001 | 1:512 | 512 ms |
| 01010 | 1:1024 | 1.024 s |
| 01011 | 1:2048 | 2.048 s |
| 01100 | 1:4096 | 4.096 s |
| 01101 | 1:8192 | 8.192 s |
| 01110 | 1:16384 | 16.384 s |
| 01111 | 1:32768 | 32.768 s |
| 10000 | 1:65536 | 65.536 s |
| 10001 | 1:131072 | 131.072 s |
| 10010 | 1:262144 | 262.144 s |
| 10011 | 1:524288 | 524.288 s |
| 10100 | 1:1045876 | 1048.576 s |

Note 1: All other combinations will result in an operation as if the prescaler was set to 10100.

2: The periods listed are based on a 32 kHz (nominal) input clock.

26.3 Interrupts and Resets

The WDT will cause an NMI or a device Reset when it expires. The Power Save mode of the device determines which event occurs. The PWRT does not generate interrupts or Resets.

26.3.1 WATCHDOG TIMER RESET

When the WDT expires and the device is not in Sleep or Idle, a device Reset is generated. The CPU code execution jumps to the device Reset vector and the Registers and Peripherals are forced to their Reset values.

To detect a WDT Reset, the WDTO (RCON<4>), SLEEP (RCON<3>) and IDLE (WDTCON<2>) bits must be tested. If the WDTO bit is a '1', the event was do to a WDT time-out. The SLEEP and IDLE bits can then be tested to determine if the WDT event occurred while the device was awake or if it was in Sleep or Idle.

26.3.2 WATCHDOG TIMER NMI

When the WDT expires in Sleep or Idle, a NMI is generated. The NMI causes the CPU code execution to jump to the device Reset vector. Though the NMI share the same vector as a device Reset, registers and peripherals are not reset.

To detect a wake from a Power Save mode by WDT, the WDTO (RCON<4>), SLEEP (RCON<3>) and IDLE (WDTCON<2>) bits must be tested. If the WDTO bit is a '1' the event was caused by a WDT time-out. The SLEEP and IDLE bits can then be tested to determine if the WDT event occurred in Sleep or Idle.

To cause a WDT time-out in Sleep to act like an interrupt, a return from interrupt instruction may be used in the start-up code after the event was determined to be a WDT wake-up. This will cause code execution to continue with the opcode following the WAIT instruction that put the device into Power Save mode. See Example 26-2.

EXAMPLE 26-1: SAMPLE WDT INITIALIZATION AND SERVICING

```
//This code fragment assumes the WDT was not enabled by the device configuration
    // The Postscaler value must be set with the device configuration
    WDTCONSET = 0x8000; // Turn on the WDT
    main
    {
        WDTCONSET = 0x01; // Service the WDT
        ... User code goes here ...
    }
```

EXAMPLE 26-2: SAMPLE CODE TO DETERMINE THE CAUSE OF A WDT EVENT

```
// sample code to determine the cause of a WDT event
// Unlock the OSCCON register
SYSKEY = 0x12345678;
                                           //write invalid key to force lock
                                           //write Keyl to SYSKEY
SYSKEY = 0xAA996655;
SYSKEY = 0x556699AA;
                                           //write Key2 to SYSKEY
// OSCCON is now unlocked
OSCCONSET = 0x10;
                                           // set power save mode to Sleep
// Alternate relock code in `C'
SYSREG = 0x33333333;
// OSCCON is relocked
   WDTCONSET = 0 \times 8000;
                                           //Enable WDT
   while (1)
    {
       ... user code ...
       WDTCONSET = 0x01;// service the WDT
       asm volatile ( "wait" ); // put device is selected power save mode
       // code execution will resume here after wake
       ... user code ...
   }
// The following code fragment is at the top of the device start-up code
   if ( RCON & 0x18 )
    {
       // The WDT caused a wake from sleep
       asm volatile ( "eret" );
                                  // return from interrupt
    }
   if ( RCON & 0x14 )
    {
       // The WDT caused a wake from idle
                                         // return from interrupt
       asm volatile ( "eret" );
   }
   if ( RCON & 0x10 )
    {
       // WDT timed-out
          (device may have been awake or may have been in sleep/idle mode)
    }
```

27.0 SPECIAL FEATURES

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX of devices. It is not |
| | intended to be a comprehensive reference |
| | source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

PIC32MX3XX/4XX devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Device Configuration
- Code Protection
- Internal Voltage Regulator

| г т | | | | | | | | | | |
|--------------------|---------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| BFC0_2FF0 | DEVCFG3 | 31:24 | — | — | — | — | — | — | — | — |
| | | 23:16 | — | — | — | — | - | _ | _ | - |
| | | 15:8 | USERID15 | USERID14 | USERID13 | USERID12 | USERID11 | USERID10 | USERID9 | USERID8 |
| | | 7:0 | USERID7 | USERID6 | USERID5 | USERID4 | USERID3 | USERID2 | USERID1 | USERID0 |
| BFC0_2FF4 | DEVCFG2 | 31:24 | — | — | — | — | - | _ | _ | — |
| | | 23:16 | — | — | — | — | - | F | PLLODIV<2:0 | > |
| | | 15:8 | FUPLLEN | — | — | — | — | F | UPLLIDIV<2:0 |)> |
| | | 7:0 | — | F | PLLMULT<2:(|)> | - | F | PLLIDIV<2:0 | > |
| BFC0_2FF8 | DEVCFG1 | 31:24 | | | | | | - | | _ |
| | | 23:16 | FWDTEN | — | — | | | WDTPS<4:0> | | |
| | | 15:8 | FCKS | N<1:0> | FPBDI | V<1:0> | - | OSCIOFNC | POSCM | ID<1:0> |
| | | 7:0 | IESO | | FSOSCEN | | | | FNOSC<2:0> | |
| BFC0_2FFC | DEVCFG0 | 31:24 | — | — | — | CP | — | _ | _ | BWP |
| | | 23:16 | — | — | — | — | PWP19 | PWP18 | PWP17 | PWP16 |
| | | 15:8 | PWP15 | PWP14 | PWP13 | PWP12 | _ | _ | _ | _ |
| | | 7:0 | _ | _ | _ | _ | ICESEL | _ | DEBU | G<1:0> |

TABLE 27-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

TABLE 27-2: DEVID SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_F220 | DEVID | 31:24 | VER11 | VER10 | VER9 | VER8 | VER7 | VER6 | VER5 | VER4 |
| | | 23:16 | VER3 | VER2 | VER1 | VER0 | DEV7 | DEV6 | DEV5 | DEV4 |
| | | 15:8 | DEV3 | DEV2 | DEV1 | DEV0 | MANID11 | MANID10 | MANID9 | MANID8 |
| | | 7:0 | MANID7 | MANID6 | MANID5 | MANID4 | MANID3 | MANID2 | MANID1 | 1 |

| r-0 | | | | | | | |
|----------------------------------|---|--|---------------------------|----------------|-----------------|----------------|------------------|
| | r-1 | r-1 | R/P-1 | r-1 | r-1 | r-1 | R/P-1 |
| — | — | — | CP | — | — | — | BWP |
| bit 31 | | | | | | | bit 2 |
| r-1 | r-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| — | | — | _ | PWP19 | PWP18 | PWP17 | PWP16 |
| bit 23 | | | | | | | bit ⁻ |
| R/P-1 | R/P-1 | R/P-1 | R/P-1 | r-1 | r-1 | r-1 | r-1 |
| PWP15 | PWP14 | PWP13 | PWP12 | _ | _ | | _ |
| bit 15 | | | | | | | bit |
| r-1 | r-1 | r-1 | r-1 | R/P-1 | r-1 | R/P-1 | R/P-1 |
| _ | | | | ICESEL | | DEBUG1 | DEBUG0 |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable | ə bit | W = Writable | bit | P = Programr | mable bit | r = Reserved | bit |
| U = Unimpler | nented bit | -n = Bit Value | at POR: ('0', ' | 1', x = Unknow | 'n) | | |
| | | | | | | | |
| bit 31 | Reserved: Wi | rite '0' | | | | | |
| | Reserved: Wi Reserved: Wi | | | | | | |
| bit 31 bit 30-29 bit 28 | | rite '1' | | | | | |
| bit 30-29 | Reserved: Wi CP: Code-Pro | rite '1' tect bit and program I device. disabled | -lash memory | from being rea | d or modified l | by an external | |
| bit 30-29 bit 28 | Reserved: Wi CP: Code-Pro Prevents boot programming 1 = Protection | rite '1' atect bit and program I device. disabled enabled | -lash memory | from being rea | d or modified l | by an external | |
| bit 30-29 | Reserved: Wr CP: Code-Pro Prevents boot programming 1 = Protection 0 = Protection Reserved: Wr | rite '1' atect bit and program I device. disabled enabled | | from being rea | d or modified l | by an external | |
| bit 30-29 bit 28 bit 27-25 | Reserved: Wi CP: Code-Pro Prevents boot programming 1 = Protection 0 = Protection Reserved: Wi BWP: Boot Fi Prevents boot 1 = Boot Flash | rite '1' tect bit and program I device. disabled enabled rite '1' ash Write-Prote Flash memory | ect bit r from being m | from being rea | | | |

REGISTER 27-1: **DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)**

- bit 19-12 PWP<19:12>: Program Flash Write-Protect bits Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages. 11111111 = **Disabled** 11111110 = 0xBD00_0FFF 11111101 = 0xBD00_1FFF 11111100 = 0xBD00_2FFF 11111011 = 0xBD00_3FFF 11111010 = 0xBD00_4FFF 11111001 = 0xBD00_5FFF 11111000 = 0xBD00_6FFF 11110111 = 0xBD00_7FFF 11110110 = 0xBD00_8FFF 11110101 = 0xBD00_9FFF 11110100 = 0xBD00_AFFF 11110011 = 0xBD00_BFFF 11110010 = 0xBD00_CFFF 11110001 = 0xBD00_DFFF 11110000 = 0xBD00_EFFF 11101111 = 0xBD00_FFFF 01111111 = 0xBD07_FFFF bit 11-4 Reserved: Write '1' bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit 1 = In-Circuit Emulator uses EMUC2/EMUD2 pins; In-Circuit Debugger uses PGC2/PGD2 pins 0 = In-Circuit Emulator uses EMUC1/EMUD1 pins; In-Circuit Debugger uses PGC1/PGD1 pins bit 2 Reserved: Write '1' bit 1-0 DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled) 11 = Debugger disabled
 - 10 = Debugger enabled
 - 01 = Reserved (same as '11' setting)
 - 00 = Reserved (same as '11' setting)

| REGISTER 27-2: | DEVCFG1: DEVICE CONFIGURATION WORD 1 |
|----------------|--------------------------------------|
|----------------|--------------------------------------|

| REGISTER 2 | 27-2: DEVC | FG1: DEVICE | CONFIGUR | ATION WO | RD 1 | | |
|--------------|-----------------------------------|--------------------------------|-----------------|-----------------|--------------|--------------|---------|
| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
| | _ | — | | _ | — | _ | |
| bit 31 | | | | | | | bit 24 |
| R/P-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| FWDTEN | 1-1 | 1-1 | | N/F • I | WDTPS<4:0> | N/F • I | N/F • I |
| pit 23 | — | _ | | | VIDTF 3<4.0> | | bit 16 |
| 511 20 | | | | | | | Dit Te |
| R/P-1 | R/P-1 | R/P-1 | R/P-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| FCKS | SM<1:0> | FPBDI | V<1:0> | | OSCIOFNC | POSCM | ID<1:0> |
| bit 15 | | | | | | | bit 8 |
| R/P-1 | r 1 | R/P-1 | - 1 | - 1 | | R/P-1 | D/D 1 |
| | r-1 | FSOSCEN | r-1 | r-1 | R/P-1 | FNOSC<2:0> | R/P-1 |
| IESO | | FSUSCEN | | _ | | FINU3C<2.0> | hit (|
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable I | oit | P = Progran | nmable bit | r = Reserved | bit |
| U = Unimpler | nented bit | -n = Bit Value | at POR: ('0'. ' | - | | | |
| bit 22-21 | 0 = The WDT Reserved: W | ⁻ is not enabled; /rite '1' | it can be ena | bled in softwa | Ire | | |
| | | | | | | | |
| bit 20-16 | 10100 = 1:10 | >: Watchdog Tin 048576 | ner Postscale | Select bits | | | |
| | 10100 = 1.10 10011 = 1:52 | | | | | | |
| | 10010 = 1:26 | | | | | | |
| | 10001 = 1:13 | | | | | | |
| | 10000 = 1:65 | | | | | | |
| | 01111 = 1:32 01110 = 1:16 | | | | | | |
| | 01101 = 1:81 | | | | | | |
| | 01100 = 1:40 | | | | | | |
| | 01011 = 1:20 | | | | | | |
| | 01010 = 1:10 01001 = 1:51 | | | | | | |
| | 01000 = 1:25 | | | | | | |
| | 00111 = 1:12 | | | | | | |
| | 00110 = 1:64 | | | | | | |
| | 00101 = 1:32 00100 = 1:16 | | | | | | |
| | 00100 = 1.10 00011 = 1.8 |) | | | | | |
| | 00010 = 1:4 | | | | | | |
| | 00001 = 1:2 | | | | | | |
| | 00000 = 1:1 | hinations act | own rooult in | oporation (1 | 0100' | | |
| | All other com | binations not sh | own result in | operation = 1 | 0100 | | |

| REGISTER 2 | 7-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED) |
|------------|--|
| bit 15-14 | FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits |
| | 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled |
| | 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled |
| | 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| bit 13-12 | FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits 11 = PBCLK is SYSCLK divided by 8 |
| | 10 = PBCLK is SYSCLK divided by 4 |
| | 01 = PBCLK is SYSCLK divided by 2 |
| | 00 = PBCLK is SYSCLK divided by 1 |
| bit 11 | Reserved: Write '1' |
| bit 10 | OSCIOFNC: CLKO Enable Configuration bit |
| | 1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMD<1:0> = 11 OR 00) 0 = CLKO output disabled |
| bit 9-8 | POSCMD<1:0>: Primary Oscillator Configuration bits |
| | 11 = Primary oscillator disabled |
| | 10 = HS oscillator mode selected |
| | 01 = XT oscillator mode selected 00 = External clock mode selected |
| bit 7 | IESO: Internal External Switchover bit |
| | 1 = Internal External Switchover mode enabled (Two-Speed Start-up enabled) |
| | 0 = Internal External Switchover mode disabled (Two-Speed Start-up disabled) |
| bit 6 | Reserved: Write '1' |
| bit 5 | FSOSCEN: Secondary Oscillator Enable bit |
| | 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator |
| bit 4-3 | Reserved: Write '1' |
| bit 2-0 | FNOSC<2:0>: Oscillator Selection bits |
| | 000 = Fast RC Oscillator (FRC) |
| | 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL) |
| | 010 = Primary Oscillator (XT, HS, EC) ⁽¹⁾ 011 = Primary Oscillator with PLL module (XT+PLL, HS+PLL, EC+PLL) |
| | 100 = Secondary Oscillator (SOSC) |
| | 101 = Low-Power RC Oscillator (LPRC) |
| | 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler |
| | 111 = Fast RC Oscillator with divide-by-N (FRCDIV) |
| | Note 1: Do not disable POSC (POSCMD = 00) when using this oscillator source. |

| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
|---------------------|---|---|------------------------------------|---------------|-----------|---------------|--------|
| _ | — | _ | _ | _ | _ | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-1 | r-1 | r-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| | — | — | — | | | FPLLODIV<2:0 | |
| bit 23 | | | | | | | bit 16 |
| R/P-1 | r-1 | r-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| FUPLLEN | | — | — | — | | UPLLIDIV<2:0 | > |
| bit 15 | | | | | | | bit 8 |
| r-1 | R/P-1 | R/P-1 | R/P-1 | r-1 | R/P-1 | R/P-1 | R/P-1 |
| - | | PLLMULT<2:0 | | 1-1 | | FPLLIDIV<2:0> | |
| bit 7 | 1 | | // | | | | bit (|
| | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimpler | mented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknow | vn) | | |
| | | | | | | | |
| bit 31-19 | Reserved: Wr | rite '1' | | | | | |
| bit 18-16 | FPLLODIV[2: | 0]: Default Po | stscaler for PLL | bits | | | |
| | 111 = PLL out | | | | | | |
| | 110 = PLL out 101 = PLL out | | | | | | |
| | 100 = PLL out | | | | | | |
| | | | | | | | |
| | | tput divided by | | | | | |
| | 010 = PLL out | tput divided by | 8 | | | | |
| | 010 = PLL out 001 = PLL out | tput divided by tput divided by | 8 4 2 | | | | |
| h# 15 | 010 = PLL out 001 = PLL out 000 = PLL out | tput divided by tput divided by tput divided by | 8 4 2 1 | | | | |
| bit 15 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US | tput divided by tput divided by tput divided by SB PLL Enable | 8 4 2 1 | | | | |
| bit 15 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US | tput divided by tput divided by tput divided by SB PLL Enable SB PLL | 8 4 2 1 9 bit | | | | |
| bit 15 bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US | tput divided by tput divided by tput divided by SB PLL Enable SB PLL nd bypass USE | 8 4 2 1 9 bit | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr | tput divided by tput divided by tput divided by SB PLL Enable SB PLL nd bypass USE rite '1' | 8 4 2 1 9 bit 3 PLL | | | | |
| | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar | tput divided by tput divided by tput divided by SB PLL Enable SB PLL nd bypass USE rite '1' :0]: PLL Input | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: | tput divided by tput divided by tput divided by SB PLL Enable SB PLL nd bypass USE rite '1' :0]: PLL Input ider | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: 111 = 12x divi 110 = 10x divi 101 = 6x divid | tput divided by tput divided by tput divided by SB PLL Enable SB PLL nd bypass USE rite '1' :0]: PLL Input ider ider ler | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: 111 = 12x divi 110 = 10x divi 101 = 6x divid 100 = 5x divid | tput divided by tput divided by tput divided by SB PLL Enable SB PLL id bypass USE rite '1' :0]: PLL Input ider ider ler | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: 111 = 12x divi 101 = 6x divid 100 = 5x divid 011 = 4x divid | tput divided by tput divided by tput divided by SB PLL Enable SB PLL id bypass USE rite '1' :0]: PLL Input ider ler ler ler | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: 111 = 12x divi 101 = 6x divid 100 = 5x divid 011 = 4x divid 010 = 3x divid | tput divided by tput divided by tput divided by SB PLL Enable SB PLL ind bypass USE rite '1' :0]: PLL Input ider ler ler ler ler | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: 111 = 12x divi 101 = 6x divid 100 = 5x divid 011 = 4x divid | tput divided by tput divided by tput divided by SB PLL Enable SB PLL ind bypass USE rite '1' :0]: PLL Input ider ler ler ler ler ler | 8 4 2 1 9 bit 3 PLL | | | | |
| bit 14-11 | 010 = PLL out 001 = PLL out 000 = PLL out FUPLLEN: US 1 = Enable US 0 = Disable ar Reserved: Wr FUPLLIDIV[2: 111 = 12x divid 101 = 6x divid 100 = 5x divid 011 = 4x divid 010 = 3x divid 010 = 3x divid | tput divided by tput divided by tput divided by SB PLL Enable SB PLL ind bypass USE rite '1' :0]: PLL Input ider ider ler ler ler ler ler ler | 8 4 2 1 9 bit 3 PLL | | | | |

REGISTER 27-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 6-4 **FPLLMULT[2:0]:** PLL Multiplier bits
 - 111 = 24x multiplier
 - 110 = 21x multiplier
 - 101 = 20x multiplier
 - 100 = 19x multiplier
 - 011 = 18x multiplier
 - 010 = 17x multiplier
 - 001 = 16x multiplier
 - 000 = 15x multiplier
- bit 3 Reserved: Write '1'

bit 2-0 **FPLLIDIV[2:0]:** PLL Input Divider bits

- 111 = 12x divider
- 110 = 10x divider
- 101 = 6x divider
- 100 = 5x divider
- 011 = 4x divider
- 010 = 3x divider
- 001 = 2x divider
- 000 = 1x divider

REGISTER 27-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
|----------------|-----------|----------------|------------------|---------------|-----------|--------------|---------|
| — | _ | | — | _ | | — | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
| — | | _ | — | — | | — | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R/P-x | R/P-x | R/P-x | R/P-x | R/P-x | R/P-x | R/P-x | R/P-x |
| USERID15 | USERID14 | USERID13 | USERID12 | USERID11 | USERID10 | USERID9 | USERID8 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/P-x | R/P-x | R/P-x | R/P-x | R/P-x | R/P-x | R/P-x | R/P-x |
| USERID7 | USERID6 | USERID5 | USERID4 | USERID3 | USERID2 | USERID1 | USERID0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | bit | W = Writable I | bit | P = Program | mable bit | r = Reserved | bit |
| U = Unimpleme | ented bit | -n = Bit Value | at POR: ('0', '1 | ', x = Unknow | n) | | |

bit 31-16 **Reserved:** Write '1'

bit 15-0 USERID<15:0>: This is a 16-bit value that is user defined and is readable via ICSP™ and JTAG

| R | R | R | R | R-0 | R-0 | R-0 | R-0 |
|--|---|---|-------------------|-------------------------------|-----------|--------------|--------|
| VER11 | VER10 | VER9 | VER8 | VER7 | VER6 | VER5 | VER4 |
| bit 31 | | | | | | • | bit 24 |
| | | | | | | | |
| R-1 | R-0 | R-0 | R-1 | R | R | R | R |
| VER3 | VER2 | VER1 | VER0 | DEV7 | DEV6 | DEV5 | DEV4 |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| R | R | R | R | R-0 | R-0 | R-0 | R-0 |
| DEV3 | DEV2 | DEV1 | DEV0 | MANID11 | MANID10 | MANID9 | MANID8 |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-1 |
| MANID7 | MANID6 | MANID5 | MANID4 | MANID3 | MANID2 | MANID1 | 1 |
| bit 7 | | | | | | | bit |
| R = Readable | | W = Writable -n = Bit Value | | P = Program 1', x = Unknow | | r = Reserved | bit |
| Legend: R = Readable U = Unimpler bit 31-20 bit 10, 12 | Nented bit VER<11:0>: F | -n = Bit Value Revision Identil | at POR: ('0', ' | - | | r = Reserved | bit |
| R = Readable U = Unimpler | ver ver $VER < 11:0 > : F$ $DEVID < 7:0 > :$ $78h = PIC32h$ $74h = PIC32h$ $6Dh = PIC32h$ $6Dh = PIC32h$ $56h = PIC32h$ $52h = PIC32h$ $4Dh = PIC32h$ $42h = PIC32h$ $38h = PIC32h$ $34h = PIC32h$ $2Dh = PIC32h$ $2Ah = PIC32h$ $16h = PIC32h$ $12h = PIC32h$ $0Dh = PIC32h$ | -n = Bit Value Revision Identif Device ID MX460F512L MX460F256L MX440F128L MX440F128H MX440F128H MX420F032H MX360F512L MX360F512L MX360F512L MX340F128L MX340F128L MX340F128H MX340F128H MX320F128H MX320F128H MX320F064H | at POR: ('0', ' | - | | r = Reserved | bit |
| R = Readable U = Unimpler bit 31-20 | VER<11:0>: F DEVID<7:0>: $78h = PIC32N$ $74h = PIC32N$ $6Dh = PIC32N$ $6Dh = PIC32N$ $52h = PIC32N$ $52h = PIC32N$ $4Dh = PIC32N$ $42h = PIC32N$ $38h = PIC32N$ $34h = PIC32N$ $2Dh = PIC32N$ $2Ah = PIC32N$ $12h = PIC32N$ $02h = PIC32N$ | -n = Bit Value Revision Identif Device ID MX460F512L MX460F256L MX440F128L MX440F128L MX440F128H MX440F128H MX420F032H MX360F512L MX360F128L MX340F128L MX340F128L MX340F128H MX340F128H MX320F128H MX320F064H MX320F032H | e at POR: ('0', ' | 1', x = Unknow | <u>n)</u> | r = Reserved | |

27.1 Device Configuration

In PIC32MX3XX/4XX devices, the Configuration Words select various device configurations. These Configuration Words are implemented as volatile memory registers and must be loaded from the nonvolatile programmed configuration data mapped in the last four words (32-bit x 4 words) of boot Flash memory, DEVCFG0-DEVCFG3. These are the four locations an external programming device programs with the appropriate configuration data (see Table 27-3).

| Configuration Word | Address |
|--------------------|-------------|
| DEVCFG0 | 0xBFC0_2FFC |
| DEVCFG1 | 0xBFC0_2FF8 |
| DEVCFG2 | 0xBFC0_2FF4 |
| DEVCFG3 | 0xBFC0_2FF0 |

On Power-on Reset (POR) or any Reset, the Configuration Words are copied from boot FLASH memory to their corresponding Configuration registers. A Configuration bit can only be programmed = 0 (unprogrammed state = 1). During programming, a Configuration Word can be programmed a maximum of two times before a page erase must be performed.

After programming the Configuration Words, the user should reset the device to ensure the Configuration registers are reloaded with the new programmed data.

27.1.1 CONFIGURATION REGISTER PROTECTION

To prevent inadvertent Configuration bit changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires changes to the configuration data in the boot Flash memory and power to the device be cycled.

To ensure the 128-bit data integrity, a comparison is continuously made between each Configuration bit and its stored complement. If a mismatch is detected, a Configuration Mismatch Reset is generated, causing a device Reset.

27.2 Device Code Protection

The PIC32MX features a single device code protection bit, CP that when programmed = 0, protects boot Flash and program Flash from being read or modified by an external programming device. When code protection is enabled, only the Device ID registers is available to be read by an external programmer. Boot Flash and program Flash memory are not protected from self-programming during program execution when code protection is enabled. See **Section 27.3 "Program Write Protection (PWP)"**.

27.3 **Program Write Protection (PWP)**

In addition to a device code protection bit, the PIC32MX also features write protection bits to prevent boot Flash and program Flash memory regions from being written during code execution.

Boot Flash memory is write protected with a single Configuration bit, BWP (DEVCFG0<24>), when programmed = 0.

Program Flash memory can be write-protected entirely or in selectable page sizes using Configuration bits PWP<7:0> (DEVCFG0<19:12>). A page of Program Flash memory is 4096 bytes (1024 words). The PWP bits represent the one's complement of the number of protected pages. For example, programming PWP bits = 0xFF selects 0 pages to be write-protected, effectively disabling the program Flash write protection. Programming PWP bits = 0xFE selects the first page to be write protected. When enabled, the write-protected memory range is <u>inclusive</u> from the beginning of program Flash memory (0xBD00_0000) up through the selected page. Refer to Table 27-4.

Note: The PWP bits represent the one's complement of the number of protected pages.
TABLE 27-4:FLASH PROGRAM MEMORY
WRITE-PROTECT RANGES

| PWP Bit Value | Range Size (Kbytes) | Write Protected Memory Ranges ⁽¹⁾ |
|------------------|------------------------|---|
| 0xFF | 0 | Disabled |
| 0xFE | 4 | 0xBD00_0FFF |
| 0xFD | 8 | 0xBD00_1FFF |
| 0xFC | 12 | 0xBD00_2FFF |
| 0xFB | 16 | 0xBD00_3FFF |
| 0xFA | 20 | 0xBD00_4FFF |
| 0xF9 | 24 | 0xBD00_5FFF |
| 0xF8 | 28 | 0xBD00_6FFF |
| 0xF7 | 32 | 0xBD00_7FFF |
| 0xF6 | 36 | 0xBD00_8FFF |
| 0xF5 | 40 | 0xBD00_9FFF |
| 0xF4 | 44 | 0xBD00_AFFF |
| 0xF3 | 48 | 0xBD00_BFFF |
| 0xF2 | 52 | 0xBD00_CFFF |
| 0xF1 | 56 | 0xBD00_DFFF |
| 0xF0 | 60 | 0xBD00_EFFF |
| 0xEF | 64 | 0xBD00_FFFF |
| | | |
| 0x7F | 512 | 0xBD07_FFFF |

Note 1: Write-protected memory range is inclusive from 0xBD00_0000.

The amount of program Flash memory available for write protection depends on the family device variant.

27.4 On-Chip Voltage Regulator

All PIC32MX3XX/4XX device's core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX3XX/4XX incorporate an on-chip regulator providing the required core logic voltage from VDD.

The internal 1.8V regulator is controlled by the ENVREG pin. Tying this pin to VDD enables the regulator, which in turn provides power to the core. A low ESR capacitor (such as tantalum) must be connected to the VDDCORE/VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filer capacitor is provided in **Section 30.1 "DC Characteristics"**.

Tying the ENVREG pin to Vss disables the regulator. In this case, separate power for the core logic at a nominal 1.8V must be supplied to the device on the VDDCORE/VCAP pin.

Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 27-1 for possible configurations.

27.4.1 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 10 μ s for it to generate output. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-Up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up.

27.4.2 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC32MX3XX/4XX devices also have a simple brownout capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 30.1** "**DC Characteristics**".

27.4.3 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



28.0 PROGRAMMING AND DIAGNOSTICS

| Note: | This data sheet summarizes the features of |
|-------|--|
| | the PIC32MX3XX/4XX of devices. It is not |
| | intended to be a comprehensive reference |
| | source. Refer to the "PIC32MX Family |
| | Reference Manual" (DS61132) for a |
| | detailed description of this peripheral. |

PIC32MX3XX/4XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32MX devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer. They are summarized in Table 28-1.



TABLE 28-1: COMPARISON OF PIC32MX3XX/4XX PROGRAMMING AND DIAGNOSTIC FEATURES FEATURES

| Functions | Pins Used | Interface |
|---------------------------|----------------------------|-----------|
| Boundary Scan | TDI, TDO, TMS and TCK pins | JTAG |
| Programming and Debugging | TDI, TDO, TMS and TCK pins | EJTAG |
| Programming and Debugging | PGCx and PGDx pins | ICSP™ |

28.1 Control Registers

The programming and diagnostics module consists of the following Special Function Registers (SFRs):

- DDPCON: Control Register for the Diagnostic Module
- DEVCFG0: Device Configuration Register

The following table summarizes all programming and diagnostics related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

| TABLE 28-2: | PROGRAMMING AND DIAGNOSTICS SFR SUMMARY |
|--------------------|---|
| | |

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|--------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BF80_F200 | DDPCON | 31:24 | _ | - | — | - | - | - | — | — |
| | | 23:16 | - | — | — | - | - | — | — | — |
| | | 15:8 | — | _ | — | _ | — | _ | — | — |
| | | 7:0 | DDPUSB | DDPU1 | DDPU2 | DDPSPI1 | JTAGEN | TROEN | — | — |

TABLE 28-3: DEVICE CONFIGURATION REGISTER SUMMARY

| Virtual Address | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|---------|-----|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| BFC0_2FFC | DEVCFG0 | 7:0 | — | — | - | — | ICESEL | - | DEBUG1 | DEBUG0 |

| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | | | | |
|----------------------------------|---|---|---|------------------------------------|-------|-----|---|--|--|--|--|--|--|--|
| | | — | — | | — | | _ | | | | | | | |
| bit 31 | | | | | | | bit 2 | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | | | | |
| _ | — | — | — | — | — | — | _ | | | | | | | |
| bit 23 | | | | | | | bit 1 | | | | | | | |
| r-x | r-x | r-x | r-x | r-x | r-x | r-x | r-x | | | | | | | |
| _ | _ | | _ | _ | | _ | _ | | | | | | | |
| bit 15 | | | | | | | bit | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | r-x | r-x | | | | | | | |
| DDPUSB | DDPU1 | DDPU2 | DDPSPI1 | JTAGEN | TROEN | _ | _ | | | | | | | |
| bit 7 | | | | | | | bit | | | | | | | |
| oit 7 | DDPUSB: D | ebug Data Port | Enable for US | В | | | | | | | | | | |
| | 1 = USB peri | ipheral ignores | USBFRZ (U1C | NFG1<5>) sett | ing | | | | | | | | | |
| oit 6 | - | - | | - | | | 0 = USB peripheral follows USBFRZ setting. DDPU1: Debug Data Port Enable for UART1 bit | | | | | | | |
| | 1 = UART1 p | 1 = UART1 peripheral ignores FRZ (U1MODE<14>) setting 0 = UART1 peripheral follows FRZ setting | | | | | | | | | | | | |
| | DDPU2: Debug Data Port Enable for UART2 bit | | | | | | | | | | | | | |
| oit 5 | DDPU2: Deb | - | - | | 9 | | | | | | | | | |
| bit 5 | 1 = UART2 p | oug Data Port E | nable for UAR es FRZ (U2MO | | - | | | | | | | | | |
| | 1 = UART2 p 0 = UART2 p | oug Data Port E peripheral ignor peripheral follov | nable for UAR es FRZ (U2MO | Γ2 bit DE<14) setting | - | | | | | | | | | |
| | 1 = UART2 p 0 = UART2 p DDPSPI1: D 1 = SPI1 per | oug Data Port E peripheral ignor peripheral follov ebug Data Por | Enable for UAR res FRZ (U2MC vs FRZ setting t Enable for SP FRZ (SPI1CO | T2 bit DE<14) setting I1 bit | - | | | | | | | | | |
| bit 4 | 1 = UART2 p 0 = UART2 p DDPSPI1: D 1 = SPI1 per 0 = SPI1 per | bug Data Port E peripheral ignor peripheral follow ebug Data Port ipheral ignores | Enable for UAR res FRZ (U2MC vs FRZ setting t Enable for SP FRZ (SPI1CO FRZ setting | T2 bit DE<14) setting I1 bit | - | | | | | | | | | |
| bit 4 | 1 = UART2 p 0 = UART2 p DDPSPI1: D 1 = SPI1 per 0 = SPI1 per | bug Data Port E peripheral ignor peripheral follow ebug Data Port ipheral ignores ipheral follows AG Port Enable TAG Port | Enable for UAR res FRZ (U2MC vs FRZ setting t Enable for SP FRZ (SPI1CO FRZ setting | T2 bit DE<14) setting I1 bit | - | | | | | | | | | |
| bit 4 bit 3 | 1 = UART2 p 0 = UART2 p DDPSPI1: D 1 = SPI1 per 0 = SPI1 per JTAGEN: JT 1 = Enable J 0 = Disable J | bug Data Port E peripheral ignor peripheral follow ebug Data Port ipheral ignores ipheral follows AG Port Enable TAG Port | Enable for UAR res FRZ (U2MC vs FRZ setting t Enable for SP FRZ (SPI1CO FRZ setting e bit | T2 bit DE<14) setting I1 bit | - | | | | | | | | | |
| bit 5 bit 4 bit 3 bit 2 | 1 = UART2 p 0 = UART2 p DDPSPI1: D 1 = SPI1 per 0 = SPI1 per JTAGEN: JT 1 = Enable J 0 = Disable J | bug Data Port E peripheral ignor peripheral follow ebug Data Port ipheral ignores ipheral follows AG Port Enable TAG Port ITAG Port ITAG Port ce Output Enal race Port | Enable for UAR res FRZ (U2MC vs FRZ setting t Enable for SP FRZ (SPI1CO FRZ setting e bit | T2 bit DE<14) setting I1 bit | - | | | | | | | | | |

bit 1-0 **Reserved:** Write '1'; ignore read

| r-1 | r-1 | r-1 | R/P-1 | r-1 | r-1 | r-1 | R/P-1 | |
|-------------------------|--|--|---------------|----------------------|-----------------|------------------|--------|--|
| _ | _ | _ | CP | — | _ | — | BWP | |
| bit 31 | | | | | | ÷ | bit 24 | |
| | | | | | | | | |
| r-1 | r-1 | r-1 | r-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | |
| _ | — | | _ | PWP19 | PWP18 | PWP17 | PWP16 | |
| bit 23 | | | | | | | bit 16 | |
| | | | | | | • | | |
| R/P-1 | R/P-1 | R/P-1 | R/P-1 | r-1 | r-1 | r-1 | r-1 | |
| PWP15 | PWP14 | PWP13 | PWP12 | — | | | — | |
| bit 15 | | | | | | | bit 8 | |
| | | - | | | | | | |
| r-1 | r-1 | r-1 | r-1 | R/P-1 | r-1 | R/P-1 | R/P-1 | |
| — | <u> </u> | <u> </u> | <u> </u> | ICESEL | | DEBUG1 | DEBUG0 | |
| bit 7 | | | | | | | bit (| |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | P = Programmable bit | | r = Reserved bit | | |
| U = Unimplemented bit - | | -n = Bit Value at POR: ('0', '1', x = Unknown) | | | | | | |
| | | | | | | | | |
| bit 3 | ICESEL: In-C | Circuit Emulator | /Debugger Cor | mmunication Cl | hannel Select | bit | | |
| | | 1 = In-Circuit Emulator uses EMUC2/EMUD2 pins; In-Circuit Debugger uses PGC2/PGD2 0 = In-Circuit Emulator uses EMUC1/EMUD1 pins; In-Circuit Debugger uses PGC1/PGD1 | | | | | | |
| bit 1-0 | DEBUG<1:0 | -: Background | Debugger Ena | ble bits (forced | to '11' if code | -protect is enab | led) | |
| | DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled) 11 = In-Circuit Emulator/Debugger disabled | | | | | | | |

11 = In-Circuit Emulator/Debugger disabled

10 = In-Circuit Emulator/Debugger enabled 01 = Reserved (same as '11' setting)

- 00 = Reserved (same as '11' setting)
- **Note 1:** This summary table contains partial register definitions that only pertain to the Debug peripheral. Refer to the *PIC32MX Family Reference Manual* (DS61132) for a detailed description of these registers.

28.2 Operation

The PIC32MX3XX/4XX of devices has multiple programming and Debugging options including:

- In-Circuit Serial Programming via ICSP
- In-Circuit Programming EJTAG
- Debugging via ICSP
- Debugging via EJTAG
- Special Debug modes for Select Communication Peripherals
- Boundary Scan

28.2.1 DEVICE PROGRAMMING OPTIONS

- **Note:** The following sections provide a brief overview of each programming option. For more detailed information, refer to "*PIC32MX Flash Programming Specification*" (DS61145).
- Note: For all device programming options, a minimum VDD requirement for Flash erase and programming operations is required. Refer to Section 30.1 "DC Characteristics" for details.

28.2.1.1 In-Circuit Serial Programming

ICSP is Microchip's proprietary solution to providing microcontroller programming in the target application. ICSP is also the most direct method to program the device, whether the controller is embedded in a system or loaded into a device programmer.

28.2.1.2 ICSP Interface

ICSP uses two pins as the core of its interface. The Programming Data (PGD) line functions as both an input and an output, allowing programming data to be read in and device information to be read out on command. The Programming Clock (PGC) line is used to clock in data and control the overall process.

PIC32MX3XX/4XX devices have more than one pair of PGC and PGD pins; these are multiplexed with other I/O or peripheral functions. Individual ICSP pin pairs are indicated by number (e.g., PGC1/PGD1, etc.), and are generically referred to as 'PGCx' and 'PGDx'. The multiple PGCx/PGDx pairs provide additional flexibility in system design by allowing users to incorporate ICSP on the pair of pins that is least constrained by the circuit design. All PGCx and PGDx pins are functionally tied together and behave identically, and any one pair can be used for successful device programming. The only limitation is that both pins from the same pair must be used.

In addition to the PGCx and PGDx pins, ICSP requires that all voltage supply (including voltage regulator pin ENVREG) and ground pins on the device must be connected. The $\overline{\text{MCLR}}$ pin, which is used with PGCx to enter and control the programming process, must also be connected to the programmer.

A typical In-Circuit Serial Programming connection is shown in Figure 28-2.

FIGURE 28-2: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING™ CONNECTION



28.2.1.3 ICSP Operation

ICSP uses a combination of internal hardware and external control to program the target device. Programming data and instructions are provided on PGD. ICSP uses a special set of commands to control the overall process, combined with standard PIC32MX3XX/4XX instructions to execute the actual writing of the program memory. PGD also returns data to the external programmer when responding to queries.

Users who are interested in a more detailed description, or who are considering designing their own programming interface for PIC32MX3XX/4XX devices, should consult the appropriate PIC32MX3XX/4XX device programming specification.

28.2.1.4 Enhanced In-Circuit Serial Programming

The Enhanced In-Circuit Serial Programming (ICSP) protocol is an extension of the original ICSP. It uses the same physical interface as the original, but changes the location and execution of programming control to a software application written to the PIC32MX3XX/4XX device. Use of Enhanced ICSP results in significant decrease in overall programming time.

For additional information on Enhanced ICSP and the program executive, refer to the appropriate PIC32MX3XX/4XX device programming specification.

28.2.1.5 EJTAG Device Programming Using the JTAG Interface

The JTAG interface can also be used to program PIC32MX3XX/4XX devices in their target applications. Using EJTAG with the JTAG interface allows application designers to include a dedicated test and programming port into their applications, with a single 4-pin interface, without imposing the circuit constraints that the ICSP interface may require.

28.2.1.6 Enhanced EJTAG Programming Using the JTAG Interface

Enhanced EJTAG programming uses the standard JTAG interface but uses a programming executive written to RAM. Use of the programming executive with the JTAG interface provides a significant improvement in programming speed.

28.2.2 DEBUGGING

28.2.2.1 ICSP and In-Circuit Debugging

ICSP also provides a hardware channel for the In-Circuit Debugger (ICD) which allows externally controlled debugging of software. Using the appropriate hardware interface and software environment, users can force the device to single step through its code, track the actual content of multiple registers and set software breakpoints.

The active ICSP debugger port is selected by the ICESEL Configuration bit.

28.2.2.2 EJTAG Debugging

The industry standard EJTAG interface allows third party EJTAG tools to be used for debugging. Using the EJTAG interface, memory and registers can be viewed and modified. Breakpoints can be set and the program execution may be stopped, started or single stepped.

28.2.3 SPECIAL DEBUG MODES FOR SELECT COMMUNICATIONS PERIPHERALS

To aid in debugging applications certain I/O peripherals have a user-controllable bit to override the Freeze function in the peripheral. This allows the module to continue to send any data, buffered within the peripheral, even when a debugger attempts to halt the peripheral. The Debug mode control bits for these peripherals are contained in the DDPCON register.

28.2.4 JTAG BOUNDARY SCAN

The JTAG boundary scan method is the process of adding a Shift register stage adjacent to each of the component's I/O pins. This permits signals at the component boundaries to be controlled and observed, using a defined set of scan test principles. An external tester or controller provides instructions and reads the results in a serial fashion. The external device also provides common clock and control signals. Depending on the implementation, access to all test signals is provided through a standardized, 4-pin interface.

A typical application incorporating the JTAG boundary scan interface is shown in Figure 28-3. In this example, a PIC32MX3XX/4XX microcontroller is daisy-chained to a second JTAG compliant device. Note that the TDI line from the external tester supplies data to the TDI pin of the first device in the chain (in this case, the microcontroller). The resulting test data for this two-device chain is provided from the TDO pin of the second device to the TDO line of the tester.

This section describes the JTAG module and its general use. Users interested in using the JTAG interface for device programming should refer to the appropriate PIC32MX3XX/4XX device programming specification for more information.

FIGURE 28-3: OVERVIEW OF PIC32MX3XX/4XX-BASED JTAG COMPLIANT APPLICATION SHOWING DAISY-CHAINING OF COMPONENTS



In PIC32MX3XX/4XX devices, the hardware for the JTAG boundary scan is implemented as a peripheral module (i.e., outside of the CPU core) with additional integrated logic in all I/O ports. A logical block diagram of the JTAG module is shown in Figure 28-1. It consists of the following key elements:

- TAP Interface Pins (TDI, TMS, TCK and TDO)
- TAP Controller
- Instruction Shift register and Instruction Register
 (IR)
- Data Registers (DR)

28.2.4.1 Test Access Port (TAP) and TAP Controller

The Test Access Port (TAP) on the PIC32MX3XX/4XX device is a general purpose port that provides test access to many built-in support functions and test logic defined in IEEE 1149.1. The TAP is enabled by the JTAGEN bit in the DDPCON register. The TAP is enabled, JTAGEN = 1, by default when the device exits Power-on-Reset (POR) or any device Reset. Once enabled, the designated I/O pins become dedicated TAP pins.

The PIC32MX3XX/4XX implements a 4-pin JTAG interface with these pins:

- TCK (Test Clock Input): Provides the clock for test logic.
- TMS (Test Mode Select Input): Used by the TAP to control test operations.
- TDI (Test Data Input): Serial input for test instructions and data.
- TDO (Test Data Output): Serial output for test instructions and data.

28.2.4.2 JTAG Registers

The JTAG module uses a number of registers of various sizes as part of its operation. In terms of bit count, most of the JTAG registers are single bit register cells, integrated into the I/O ports. Regardless of their location within the module, none of the JTAG registers are located within the device data memory space, and cannot be directly accessed by the user in normal operating modes.

28.2.4.3 Instruction Shift Register and Instruction Register

The Instruction Shift register is a 5-bit shift register used for selecting the actions to be performed and/or what data registers to be accessed. Instructions are shifted in, Least Significant bit first, and then decoded.

A list and description of implemented instructions is given in **Section 28.2.4.6 "JTAG Instructions"**.

28.2.4.4 Data Registers

Once an instruction is shifted in and updated into the Instruction Register, the TAP controller places certain data registers between the TDI and TDO pins. Additional data values can then be shifted into these data registers as needed.

The PIC32MX3XX/4XX device supports three data registers:

- BYPASS Register: A single bit register which allows the boundary scan test data to pass through the selected device to adjacent devices. The BYPASS register is placed between the TDI and TDO pins when the BYPASS instruction is active.
- DEVID Register: A 32-bit part identifier. It consists of an 11-bit manufacturer ID assigned by the IEEE (29h for Microchip Technology), device part number and device revision identifier. When the IDCODE instruction is active, the device ID register is placed between the TDI and TDO pins. The device data ID is then shifted out on to the TDO pin, on the next 32 falling edges of TCK, after the TAP controller is in the Shift_DR.
- MCHP Command Shift Register: An 8-bit Shift register that is placed between the TDI and TDO pins when the MCHP_CMD instruction is active. This Shift register is used to shift in Microchip commands.

28.2.4.5 Boundary Scan Register (BSR)

The BSR is a large Shift register that is comprised of all the I/O Boundary Scan Cells (BSCs), daisy-chained together. Each I/O pin has one BSC, each containing 3 BSC registers, an input cell, an output cell and a control cell. When the SAMPLE/PRELOAD or EXTEST instructions are active, the BSR is placed between the TDI and TDO pins, with the TDI pin as the input and the TDO pin as the output.

The size of the BSR depends on the number of I/O pins on the device. For example, the 100-pin PIC32MX general purpose parts have 82 I/O pins. With 3 BSC registers for each of the 82 I/Os, this yields a Boundary Scan register length of 244 bits. This is due to the MCLR pin being an input only BSR cell. Information on the I/O port pin count of other PIC32MX3XX/4XX devices can be found in their specific device data sheets.

28.2.4.6 JTAG Instructions

PIC32MX3XX/4XX devices support the mandatory instruction set specified by IEEE 1149.1, as well as several optional public instructions defined in the specification. These devices also implement instructions that are specific to Microchip devices.

The mandatory JTAG instructions are:

- BYPASS (0x1F): Used for bypassing a device in a test chain; this allows the testing of off-chip circuitry and board level interconnections.
- SAMPLE/PRELOAD (0x02): Captures the I/O states of the component, providing a snapshot of its operation.
- EXTEST (0x06): Allows the external circuitry and interconnections to be tested, by either forcing various test patterns on the output pins, or capturing test results from the input pins.

Microchip has implemented optional JTAG instructions and manufacturer-specific JTAG commands in PIC32MX3XX/4XX devices. Please refer to Table 28-4, Table 28-5, Table 28-6 and Table 28-7.

TABLE 28-4:JTAG COMMANDS

| Opcode | Name | Device Integration |
|--------|----------------|--|
| 0x1F | Bypass | Bypasses device in test chain |
| 0x00 | HIGHZ | Places device in a high-impedance state, all pins are forced to inputs |
| 0x01 | ID Code | Shifts out the device's ID code |
| 0x02 | Sample/Preload | Samples all pins or loads a specific value into output latch |
| 0x06 | EXTEST | Boundary scan |

| Opcode | Name | Device Integration |
|--------|--------------|---|
| 0x01 | MTAP_IDCODE | Shifts out the device's ID code |
| 0x07 | MTAP_COMMAND | Configures Microchip TAP controller for DR commands |
| 0x04 | MTAP_SW_MTAP | Selects Microchip TAP controller |
| 0x05 | MTAP_SW_ETAP | Selects EJTAG TAP controller |

TABLE 28-5: MICROCHIP TAP IR COMMANDS

TABLE 28-6: MICROCHIP TAP 8-BIT DR COMMANDS

| Opcode | Name | Device Integration |
|--------|--------------------|---|
| 0x00 | MCHP_STATUS | Performs NOP and returns status |
| 0xD1 | MCHP_ASERT_RST | Requests Assert Device Reset |
| 0xD0 | MCHP_DE_ASSERT_RST | Requests Deassert Device Reset |
| 0xFC | MCHP_ERASE | Performs a chip erase |
| 0xFE | MCHP_FLASH_ENABLE | Enables fetches and loads to the Flash from the CPU |
| 0xFD | MCHP_FLASH_DISABLE | Disables fetches and loads to the Flash from the CPU |
| 0xFF | MCHP_READ_CONFIG | Forces device to reread the configuration settings and initialize accordingly |

TABLE 28-7: EJTAG COMMANDS

| Opcode | Name | Device Integration | Data Length for the Following DR |
|---------------------|--------------|--|-------------------------------------|
| 0x00 | | Not used | |
| 0x01 | IDCODE | Selects the device's ID Code register | 32 bits |
| 0x02 | | Not used | |
| 0x03 | IMPCODE | Selects Implementation register | |
| 0x04 ⁽²⁾ | MTAP_SW_MTAP | Selects Microchip TAP controller | |
| 0x05 ⁽²⁾ | MTAP_SW_ETAP | Selects EJTAG TAP controller ⁽¹⁾ | |
| 0x06-0x07 | | Not used | |
| 0x08 | ADDRESS | Selects the Address register | 32 bits |
| 0x09 | DATA | Selects the Data register | 32 bits |
| 0x0A | CONTROL | Selects the EJTAG Control register ⁽¹⁾ | 32 bits |
| 0x0B | ALL | Selects the Address, Data, EJTAG Control register ⁽¹⁾ | 96 bits |
| 0x0C | EJTAGBOOT | Forces the CPU to take a debug exception after boot | 1 bit |
| 0x0D | NORMALBOOT | Makes the CPU execute the reset handler after a boot | 1 bit |
| 0x0E | FASTDATA | Selects the Data and Fast Data registers | 1 bit |
| 0x0F-0x1B | | Reserved | |
| 0x1C-0xFE | | Not used | |
| 0xFF | | Selects the Bypass register | |

Note 1: For complete information about EJTAG commands and protocol, refer to the EJTAG Specification available on MIPS Technologies web site, www.mips.com.

2: Not EJTAG commands but are recognized by the Microchip implementation.

28.2.5 BOUNDARY SCAN TESTING (BST)

Boundary Scan Testing (BST) is the method of controlling and observing the boundary pins of the JTAG compliant device, like those of the PIC32MX3XX/4XX, utilizing software control. BST can be used to test connectivity between devices by daisy-chaining JTAG compliant devices to form a single scan chain. Several scan chains can exist on a PCB to form multiple scan chains. These multiple scan chains can then be driven simultaneously to test many components in parallel. Scan chains can contain both JTAG compliant devices and non-JTAG compliant devices.

A key advantage of BST is that it can be implemented without physical test probes; all that is needed is a 4wire interface and an appropriate test platform. Since JTAG boundary scan has been available for many years, many software tools exist for testing scan chains without the need for extensive physical probing. The main drawback to BST is that it can only evaluate digital signals and circuit continuity; it cannot measure input or output voltage levels or currents.

28.2.5.1 Related JTAG Files

To implement BST, all JTAG test tools will require a Boundary Scan Description Language (BSDL) file. BSDL is a subset of VHDL (VHSIC Hardware Description Language), and is described as part of IEEE. 1149.1. The device-specific BSDL file describes how the standard is implemented on a particular device and how it operates.

The BSDL file for a particular device includes the following:

- The pinout and package configuration for the particular device
- The physical location of the TAP pins
- The Device ID register and the device ID
- The length of the Instruction Register
- The supported BST instructions and their binary codes
- The length and structure of the Boundary Scan register
- The boundary scan cell definition

Device-specific BSDL files are available at Microchip's web site, www.microchip.com.

The name for each BSDL file is the device name and silicon revision–for example, PIC32MX3XX/4XX 320F128L_A2.BSD is the BSDL file for PIC32MX3XX/4XX 320F128L, silicon revision A2.

28.3 Interrupts

Programming and debugging operations are not performed during code execution and are therefore not affected by interrupts. Trace operations will report the change in code execution when a interrupt occurs but the trace controller is not affected by interrupts.

28.4 I/O Pins

In order to interface the numerous programming and debugging option available and still provide peripheral access to the pins, the pins are multiplexed with peripherals. Table describes the function of the programming and debug related pins.

| | | Function | | | | | | | | | |
|-------------|------------------------------|-----------------|---------------|---------------|--------------------------|---|----|----|---|------------|--------------------|
| Pin Name | Boundary Scan Mode | Program Mode | Debug Mode | Trace Mode | Description | Comments | | | | | |
| MCLR | | MCLI | MCLR | | Master Clear | Used to enter ICSP™ mode and to override JTAGEN (DDPCON<3>) | | | | | |
| PGC1/EMUC1 | _ | PG | C1 | _ | ICSP™ Clock | | | | | | |
| FGCI/EWIOCI | General | — EMUC1 | | JC1 | | | | | | | |
| PGD1/EMUD1 | Purpose I/O or Peripheral | | | | | or Peripheral | PG | D1 | — | ICSP™ Data | Selected by ICESEL |
| FGDI/EWIODI | | | EMUD1 | | ICSF ^{***} Dala | (DEVCFG0<3>) and | | | | | |
| | | PG | PGC2 — | | | DEBUG Configuration | | | | | |
| PGC2/EMUC2 | General | EMUC1 | | JC1 | Alternate ICSP™ Clock | bits (DEVCFG0<1:0>) | | | | | |
| | Purpose I/O or Peripheral | PGD2 | | | | | | | | | |
| PGD2/EMUD2 | | | EMUD1 | | Alternate ICSP™ Data | | | | | | |

TABLE 28-8: PROGRAMMING AND DEBUGGING PIN FUNCTIONS

| | | Function | | | | | |
|----------|-----------------------|---------------------------|---------|---------------|-----------------------|---|--|
| Pin Name | Boundary Scan Mode | , <u> </u> | | Trace Mode | Description | Comments | |
| TRCLK | | | | TRCLK | Trace Clock | | |
| TRD0 | | Т | | | | | |
| TRD1 | General Purpo | Purpose I/O or Peripheral | | TRD1 | Trace Data | Controlled by TROEN bit (DDPCON<2>) | |
| TRD2 | | | | TRD2 | | | |
| TRD3 | | | | TRD3 | | | |
| TMS | TMS | TMS | TMS | TMS | JTAG Test Mode Select | | |
| ТСК | ТСК | TCK | ТСК | TCK | JTAG Clock | | |
| TDO | TDO | TDO | TDO TDO | | JTAG Data Out | Controlled by JTAGEN bit (DDPCON<3>) | |
| TDI | TDI | TDI | TDI | TDI | JTAG Data In | | |

TABLE 28-8: PROGRAMMING AND DEBUGGING PIN FUNCTIONS

NOTES:

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

29.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

29.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

29.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

29.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

29.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

29.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

29.13 Demonstration, Development, and Evaluation Boards

A wide variety of demonstration, development, and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers, and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits, and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC32MX3XX/4XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX3XX/4XX are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

| Ambient temperature under bias | 40°C to +85°C |
|---|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | -0.3V to +4.0V |
| Voltage on any combined analog and digital pin and MCLR, with respect to Vss | 0.3V to (VDD + 0.3V) |
| Voltage on any digital only pin with respect to Vss | 0.3V to +5.5V |
| Voltage on VDDCORE with respect to Vss | -0.3V to 2.0V |
| Maximum current out of Vss pin(s) | |
| Maximum current into VDD pin(s) (Note 1) | |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports (Note 1) | 200 mA |
| Note 1: Maximum allowable current is a function of device maximum power dissipation | (see Table 30-2). |

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

30.1 DC Characteristics

| Characteristic | VDD Range | Temp. Range | Max. Frequency |
|----------------|--------------------|----------------|-----------------------|
| Onaracteristic | (in Volts) (in °C) | PIC32MX3XX/4XX | |
| DC5 | 2.3-3.6V | -40°C to +85°C | 80 MHz ⁽¹⁾ |

TABLE 30-1: OPERATING MIPS VS. VOLTAGE

Note 1: 40 MHz maximum for PIC32MX 40MHz family variants.

TABLE 30-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min. | Typical | Max. | Unit |
|--|--------|-----------------|---------|------|------|
| PIC32MX3XX/4XX | | | | | |
| Operating Junction Temperature Range | TJ | -40 | | +125 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +85 | °C |
| Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD - S IOH) I/O Pin Power Dissipation: I/O = S ({VDD - VOH} x IOH) + S (VOL x IOL)) | PD | PINT + PI/O | | | W |
| Maximum Allowed Power Dissipation | PDMAX | X (TJ – ΤΑ)/θJΑ | | | W |

TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristics | Symbol | Typical | Max. | Unit | Notes |
|---|--------|---------|------|------|-------|
| Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm) | θја | 52.3 | | °C/W | 1 |
| Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm) | θја | 38.3 | — | °C/W | 1 |

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHA | ARACTER | ISTICS | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industriation | | | | |
|---------------|-----------|---|--|------------------------|------|-------|------------|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions |
| Operati | ng Voltag | e | | | | | |
| DC10 | Supply \ | /oltage | | | | | |
| | Vdd | | 2.3 | — | 3.6 | V | |
| DC12 | Vdr | RAM Data Retention Voltage ⁽²⁾ | _ | 1.75 | _ | V | |
| DC16 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | 1.75 | — | 1.95 | V | |
| DC17 | SVDD | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | — | _ | V/ms | |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

| DC CHARACT | ERISTICS | | Standard O (unless oth Operating te | dustrial | | | | |
|------------------|----------------------------|------|---|-----------------------------|------|---------------|--|--|
| Parameter No. | Typical ⁽³⁾ | Max. | Units | Conditions | | | | |
| Operating Cur | rrent (IDD) ⁽²⁾ | | | | | | | |
| DC20 | — | 13 | mA | | 2.3V | | | |
| DC20a | 8.5 | _ | mA | | — | | | |
| DC20b | — | 13 | mA | | 3.6V | 4 MHz | | |
| DC20c | 4.0 | _ | mA | Code executing from SRAM | _ | | | |
| DC21 | — | 32 | mA | | 2.3V | | | |
| DC21a | 23.5 | _ | mA | | _ | | | |
| DC21b | | 32 | mA | | 3.6V | 20 MHz | | |
| DC21c | 16.4 | _ | mA | Code executing from SRAM | _ | | | |
| DC22 | | 61 | mA | | 2.3V | | | |
| DC22a | 48 | _ | mA | | | | | |
| DC22b | | 61 | mA | | 3.6V | 60 MHz | | |
| DC22c | 45 | | mA | Code executing from SRAM | _ | 1 | | |
| DC23 | _ | 75 | mA | | 2.3V | | | |
| DC23a | 55 | _ | mA | | | | | |
| DC23b | _ | 75 | mA | | 3.6V | 80 MHz | | |
| DC23c | 55 | | mA | Code executing from SRAM | _ | | | |
| DC24 | — | 97 | μA | -40°C | | | | |
| DC24a | — | 129 | μA | +25°C | 2.3V | | | |
| DC24b | — | 670 | μA | +85°C | | | | |
| DC25 | 94 | _ | μA | -40°C | | | | |
| DC25a | 125 | _ | μA | +25°C | | | | |
| DC25b | 302 | _ | μA | +85°C | 3.3V | LPRC (31 kHz) | | |
| DC25c | 71 | — | μA | Code executing from SRAM | | | | |
| DC26 | _ | 107 | μA | -40°C | | | | |
| DC26a | - | 180 | μA | +25°C | 3.6V | | | |
| DC26b | _ | 697 | μA | +85°C | | | | |

TABLE 30-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)⁽¹⁾

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type as well as temperature can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows: Oscillator mode = EC+PLL with OSC1 driven by external square wave from rail to rail and PBCLK divisor = 1:8. CPU, Program Flash and SRAM data memory are operational, Program Flash memory Wait states = 7, program cache and prefetch are disabled and SRAM data memory Wait states = 1. All peripheral modules are disabled (ON bit = 0). WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (lidLe)

| DC CHARACT | ERISTICS | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|---|------------------------|------|---|------------------|------|---------------|--|--|--|
| Parameter No. | Typical ⁽²⁾ | Max. | Units | Jnits Conditions | | | | | |
| Idle Current (IDLE): Core OFF, Clock ON Base Current ⁽¹⁾ | | | | | | | | | |
| DC30 | — | 5 | mA | | 2.3V | | | | |
| DC30a | 1.4 | — | mA | | — | 4 MHz | | | |
| DC30b | — | 5 | mA | | 3.6V | | | | |
| DC31 | — | 15 | mA | | 2.3V | | | | |
| DC31a | 13 | — | mA | | — | 20 MHz | | | |
| DC31b | — | 17 | mA | | 3.6V | | | | |
| DC32 | — | 22 | mA | | 2.3V | | | | |
| DC32a | 20 | — | mA | | — | 60 MHz | | | |
| DC32b | — | 25 | mA | | 3.6V | | | | |
| DC33 | — | 29 | mA | | 2.3V | | | | |
| DC33a | 24 | _ | mA | | — | 80 MHz | | | |
| DC33b | — | 32 | mA | | 3.6V | | | | |
| DC34 | — | 36 | μA | -40°C | | | | | |
| DC34a | — | 62 | μA | +25°C | 2.3V | | | | |
| DC34b | — | 392 | μA | +85°C | | | | | |
| DC35 | 35 | _ | μA | -40°C | | | | | |
| DC35a | 65 | _ | μA | +25°C | 3.3V | LPRC (31 kHz) | | | |
| DC35b | 242 | _ | μA | +85°C | | | | | |
| DC36 | — | 43 | μA | -40°C | | | | | |
| DC36a | — | 106 | μA | +25°C | 3.6V | | | | |
| DC36b | | 414 | μA | +85°C | | | | | |

Note 1: The test conditions for base IDLE current measurements are as follows: System clock is enabled and PBCLK divisor = 1:8. CPU in IDLE mode (CPU core halted). Only digital peripheral modules are enabled (ON bit = 1) and being clocked. WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

| DC CHARACTERISTICS | | | | perating Co emperature | | V to 3.6V (unless otherwise stated) ≤ +85°C for Industrial | |
|--------------------|----------------------------|--------------------|-------|---------------------------|--------|---|--|
| Parameter No. | Typical ⁽²⁾ | Max. | Units | Conditions | | | |
| Power-Down | Current (IPD) ⁽ | 1) | | • | | | |
| DC40 | — | 28 | μΑ | -40°C | | | |
| DC40a | — | 28 | μΑ | +25°C | 2.3V | | |
| DC40b | — | 300 | μΑ | +85°C | | | |
| DC40c | 39 | _ | μΑ | | | Base Power-Down Current | |
| DC40d | — | 70 | μΑ | -40°C | | Base Power-Down Current | |
| DC40e | — | 70 | μA | +25°C | 2.6\/ | | |
| DC40g | — | 300 ⁽⁵⁾ | μΑ | +70°C | - 3.6V | | |
| DC40f | — | 600 | μΑ | +85°C | | | |
| Module Differ | ential Curren | t | | | | | |
| DC41 | — | 10 | μA | -40°C | | | |
| DC41a | — | 10 | μA | +25°C | 2.3V | | |
| DC41b | — | 10 | μA | +85°C | | | |
| DC41c | 5 | _ | μA | | | Watchdog Timer Current: △IwDT ⁽³⁾ | |
| DC41d | — | 10 | μA | -40°C | | - | |
| DC41e | — | 10 | μΑ | +25°C | 3.6V | | |
| DC41f | — | 12 | μΑ | +85°C | | | |
| DC42 | — | 10 | μΑ | -40°C | | | |
| DC42a | — | 17 | μΑ | +25°C | 2.3V | | |
| DC42b | — | 37 | μΑ | +85°C | | | |
| DC42c | 23 | _ | μA | | | RTCC + Timer1 w/32kHz Crystal: | |
| DC42e | — | 10 | μΑ | -40°C | | | |
| DC42f | — | 30 | μΑ | +25°C | 3.6V | | |
| DC42g | — | 44 | μΑ | +85°C | | | |
| DC42 | — | 1100 | μΑ | -40°C | | | |
| DC42a | — | 1100 | μΑ | +25°C | 2.5V | | |
| DC42b | — | 1000 | μΑ | +85°C | | | |
| DC42c | 880 | | μΑ | | | ADC: ΔIADC ^(3,4) | |
| DC42e | — | 1100 | μΑ | -40°C | | | |
| DC42f | — | 1100 | μΑ | +25°C | 3.6V | | |
| DC42g | — | 1000 | μA | +85°C | | | |

TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Base IPD is measured with all digital peripheral modules enabled (ON bit = 1) and being clocked, CPU clock is disabled. All I/Os are configured as outputs and pulled low. WDT and FSCM are disabled.

2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.

5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.

| DC CHA | ARACTER | ISTICS | Standard Opera stated) Operating tempo | - | | | / (unless otherwise |
|---------------|---------|--|--|------------------------|------------|-------|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions |
| | VIL | Input Low Voltage | | | | | |
| DI10 | | I/O pins: | | | | | |
| | | with TTL Buffer | Vss | — | 0.15 Vdd | Vss | |
| | | with Schmitt Trigger Buffer | Vss | — | 0.2 Vdd | Vss | |
| DI15 | | MCLR | Vss | _ | 0.2 Vdd | V | |
| DI16 | | OSC1 (XT mode) | Vss | — | 0.2 Vdd | V | |
| DI17 | | OSC1 (HS mode) | Vss | — | 0.2 Vdd | V | |
| DI18 | | SDAx, SCLx | Vss | — | 0.3 Vdd | V | SMBus disabled |
| DI19 | | SDAx, SCLx | Vss | — | 0.8 | V | SMBus enabled |
| DI20 | Vih | Input High Voltage I/O pins: | | | | | |
| | | with Analog Functions | 0.8 Vdd | — | Vdd | V | |
| | | Digital Only | 0.8 Vdd | — | | V | |
| | | with TTL Buffer | 0.25VDD + 0.8V | — | 5.5 | Vss | |
| | | with Schmitt Trigger Buffer | 0.8 Vdd | — | 5.5 | Vss | |
| DI25 | | MCLR | 0.8 Vdd | — | Vdd | V | |
| DI26 | | OSC1 (XT mode) | 0.7 Vdd | — | Vdd | V | |
| DI27 | | OSC1 (HS mode) | 0.7 Vdd | — | Vdd | V | |
| DI28 | | SDAx, SCLx | 0.7 Vdd | — | Vdd | V | SMBus disabled |
| DI29 | | SDAx, SCLx | 2.1 | | Vdd | V | SMBus enabled, $2.3V \le VPIN \le VDD$ |
| DI30 | ICNPU | CNxx Pull up Current | 50 | 250 | 400 | μΑ | VDD = 3.3V, VPIN = VSS |
| | lı∟ | Input Leakage Current ^(2,3) | | | | | |
| DI50 | | I/O Ports | _ | — | <u>+</u> 1 | μA | VSS \leq VPIN \leq VDD, Pin at high-impedance |
| DI51 | | Analog Input Pins | _ | — | <u>+</u> 1 | μΑ | $\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance } \end{split}$ |
| DI55 | | MCLR | — | — | <u>+</u> 1 | μA | $Vss \leq V \text{PIN} \leq V \text{DD}$ |
| DI56 | | OSC1 | _ | — | <u>+</u> 1 | μA | $\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } {\sf HS} \text{ modes} \end{split}$ |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

| DC CHA | RACTER | ISTICS | Standard O stated) Operating te | - | | ditions: 2.3V to 3.6V (unless otherwise $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | |
|---------------|--------|---------------------|---------------------------------------|---|------|---|------------------------------|--|
| Param. No. | Symbol | Characteristics | Min. Typical ⁽¹⁾ | | Max. | Units | Conditions | |
| | Vol | Output Low Voltage | | | | | | |
| DO10 | | I/O Ports | — | — | 0.4 | V | IOL = 7 mA, VDD = 3.6 V | |
| | | | — | — | 0.4 | V | IOL = 6 mA, VDD = 2.3 V | |
| DO16 | | OSC2/CLKO | — | — | 0.4 | V | IOL = 3.5 mA, VDD = 3.6V | |
| | | | — | — | 0.4 | V | IOL = 2.5 mA, VDD = 2.3 V | |
| | Vон | Output High Voltage | | | | | | |
| DO20 | | I/O Ports | 2.4 | — | — | V | Юн = -12 mA, VDD = 3.6V | |
| | | | 1.4 | — | — | V | Юн = -12 mA, VDD = 2.3V | |
| DO26 | | OSC2/CLKO | 2.4 | — | — | V | Юн = -12 mA, VDD = 3.6V | |
| | | | 1.4 | — | — | V | ЮН = -12 mA, VDD = 2.3V | |

TABLE 30-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--------------------|--------|--|---|-----|-----|------|--|--|--|
| Param. No. | Symbol | Characteristics | Min. Typical ⁽¹⁾ Max. Units Conditions | | | | | | |
| | | Program Flash Memory | | | | | | | |
| D130 | Eр | Cell Endurance | 1000 | — | — | E/W | -40°C to +85°C | | |
| D131 | Vpr | VDD for Read | Vmin | _ | 3.6 | V | VMIN = Minimum operating voltage | | |
| D132 | VPEW | VDD for Erase or Write | 3.0 | — | 3.6 | V | | | |
| D134 | TRETD | Characteristic Retention | 20 | — | — | Year | Provided no other specifications are violated | | |
| D135 | IDDP | Supply Current during Programming | — | 10 | _ | mA | | | |
| | Tww | Word Write Cycle Time | 20 | — | 40 | μS | | | |
| D136 | Trw | Row Write Cycle Time ⁽²⁾ (128 words per row) | 3 | 4.5 | _ | ms | | | |
| D137 | TPE | Page Erase Cycle Time | 20 | — | 40 | ms | | | |
| | TCE | Chip Erase Cycle Time | 20 | — | 40 | ms | | | |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (cpu has lowest priority).

TABLE 30-11: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

| DC CHARACTERISTICS | Standard Operating Condition (unless otherwise stated) Operating temperature -40°C | | or Industrial | | | | | | |
|--------------------------------|--|-----|---------------|--|--|--|--|--|--|
| Required Flash wait states | SYSCLK Units Comments | | | | | | | | |
| 0 Wait State | 0 to 30 | MHz | | | | | | | |
| 1 Wait State | 31 to 60 | | | | | | | | |
| 2 Wait States | tates 61 to 80 | | | | | | | | |
| Note 1: 40 MHz maximum for PIC | Note 1: 40 MHz maximum for PIC32MX 40MHz family variants. | | | | | | | | |

TABLE 30-12: COMPARATOR SPECIFICATIONS

| DC CHARACTERISTICS | | | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | |
|--|------------------------|-------------------------------|---|---------|------|-------|----------|--|
| Param. No. | Symbol Characteristics | | | Typical | Max. | Units | Comments | |
| D300 | VIOFF | Input Offset Voltage | — | ±7.5 | ±25 | mV | | |
| D301 | VICM | Input Common Mode Voltage* | 0 | _ | Vdd | V | | |
| D302 | CMRR | Common Mode Rejection Ratio* | 55 | _ | | dB | | |
| D303 | TRESP | Response Time* ⁽¹⁾ | | 150 | 400 | nsec | | |
| D304 TMC2OV Comparator Mode Change to Output Valid* | | | | — | 10 | μs | | |

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 30-13: VOLTAGE REFERENCE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for Industrial | | | | | |
|--|------|------------------------------|--|---|----------|-----|--|--|
| Param. No. Symbol Characteristics Min. Typical Max. Units Control | | | | | Comments | | | |
| D310 | VRES | Resolution | Vdd/24 | _ | VDD/32 | LSb | | |
| D311 | VRAA | Absolute Accuracy | _ | _ | 1/2 | LSb | | |
| D312 | TSET | Settling Time ⁽¹⁾ | _ | — | 10 | μS | | |

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

TABLE 30-14: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|--------------------------------------|---------|---------------------------------|--|---------|--|-------|------------|--|
| Param. No. Symbol Characteristics | | | Min. | Typical | Max. | Units | Comments | |
| D320 | VDDCORE | Regulator Output Voltage | 1.62 | 1.80 | 1.98 | V | | |
| D321 | CEFC | External Filter Capacitor Value | 4.7 10 — μF | | Capacitor must be low series resistance (< 3 ohms) | | | |
| D322 | TPWRT | | _ | 64 | _ | ms | ENVREG = 0 | |

30.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX3XX/4XX AC characteristics and timing parameters.

TABLE 30-15: AC CHARACTERISTICS

| | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) |
|--------------------|--|
| AC CHARACTERISTICS | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial Operating voltage VDD range. |

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| АС СНА | CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|---------------|-----------------|-----------------------|---|---|-----|----|---------------------------|--|--|
| Param. No. | Symbol | Characteristics | Min. Typical ⁽¹⁾ Max. Units Conditions | | | | | | |
| DO56 | Сю | All I/O pins and OSC2 | _ | _ | 50 | pF | EC mode | | |
| DO58 | Св | SCLx, SDAx | _ | — | 400 | pF | In I ² C™ mode | | |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-2: EXTERNAL CLOCK TIMING



| AC CHA | RACTER | ISTICS | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|---------------|---------------|--|---|------------------------|--|------------|---|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | |
| OS10 | Fosc | External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) | DC 4 | | ₅₀ (3) ₅₀ (3) | MHz MHz | EC ECPLL ⁽⁴⁾ | |
| OS11 | | Oscillator Crystal Frequency | 3 | — | 10 | MHz | ХТ | |
| OS12 | | | 4 | — | 10 | MHz | XTPLL ⁽⁴⁾ | |
| OS13 | | | 10 | — | 25 | MHz | HS | |
| OS14 | | | 10 | — | 25 | MHz | HSPLL ⁽⁴⁾ | |
| OS15 | | | 32 | 32.768 | 100 | kHz | SOSC | |
| OS20 | Tosc | Tosc = 1/Fosc = Tcy ⁽²⁾ | _ | | _ | — | See parameter OS10 for Fosc value | |
| OS30 | TosL, TosH | External Clock In (OSC1) High or Low Time | 0.45 x Tosc | — | — | nsec | EC | |
| OS31 | TosR, TosF | External Clock In (OSC1) Rise or Fall Time | — | — | 0.05 x Tosc | nsec | EC | |
| OS40 | Tost | Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and SOSC Clock Oscillator modes) | — | 1024 | _ | Tosc | -40°C to +85°C | |
| OS41 | TFSCM | Primary Clock Fail Safe Time-out Period | — | 2 | _ | ms | -40°C to +85°C | |

TABLE 30-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.

3: 40 MHz maximum for PIC32MX 40 MHz family variants.

4: PLL input requirements: $4 \text{ MHz} \le \text{FPLLIN} \le 5 \text{ MHz}$ (use PLL prescaler to reduce FOSC).

TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

| AC CHARACTERISTICS (unless of | | | | herwise | ng Condition stated) ature -40°C | | | r Industrial |
|--|-------|--|---------------------|---------|--|------|-------|--------------------------------------|
| Param. Symbol Characteristics ⁽¹⁾ | | | | Min. | Typical ⁽²⁾ | Max. | Units | Conditions |
| OS50 | Fplli | PLL Voltage Control Oscillator (VCO) Inp Frequency Range | illator (VCO) Input | | | 5 | MHz | ECPLL, HSPLL, MSPLL, FRCPLL modes |
| OS51 | Fsys | On-Chip VCO Syste Frequency | m | 60 | _ | 230 | MHz | |
| OS52 | TLOCK | PLL Start-up Time (I | ock Time) | _ | _ | 2 | ms | |
| OS53 | DCLK | CLKO Stability (Jitte | r) | -2 | 1 | 2 | % | Measured over 100 ms period |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 30-19: INTERNAL FRC ACCURACY

| AC CHARACTERISTICS Standard Operating Condition (unless otherwise stated) Operating temperature | | | | | | | | | |
|---|--|--|---------|------|-------|------------|--|--|--|
| Param. No. | Characteristics | Min. | Typical | Max. | Units | Conditions | | | |
| Internal | Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾ | | | | | | | | |
| F20 | FRC | -2 - +2 % -40°C \leq TA \leq +85°C VDD = 2.3 to 3.6V | | | | | | | |
| Note 1. | Note 1: Frequency collibrated at 25% and 2.2% TUN bits can be used to compare to far temperature drift | | | | | | | | |

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 30-20: INTERNAL RC ACCURACY

| AC CHA | RACTERISTICS | (unless | andard Operating Conditions: 2.3V to 3.6V aless otherwise stated) erating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--|----------------------------|---------|--|-------|-------|--|--|--|--|
| Param. Characteristics Min. Typical Max. Units Con | | | | Condi | tions | | | | |
| LPRC @ | 2 31.25 kHz ⁽¹⁾ | | | | | | | | |
| F21 | | -15 | 15 — +15 % $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 2.3 to 3.6V | | | | | | |

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 30-3: I/O TIMING CHARACTERISTICS



TABLE 30-21: I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Ope (unless other Operating terr | wise stated | | | ndustrial | |
|--------------------|--------|----------------------------------|---|------------------------|------|-------|------------|--|
| Param. No. | Symbol | Character | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | |
| DO31 | TIOR | Port Output Rise Tir | ne | _ | 5 | 10 | nsec | |
| DO32 | TIOF | Port Output Fall Tim | ie | — | 5 | 10 | nsec | |
| DI35 | TINP | INTx Pin High or Lo | 10 | — | — | nsec | | |
| DI40 | Trbp | RBP CNx High or Low Time (input) | | | | _ | TSYSCLK | |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.



FIGURE 30-5: EXTERNAL RESET TIMING CHARACTERISTICS



TABLE 30-22: RESETS TIMING

| AC CHA | AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +85^{\circ}\mbox{C for Industrial} \end{array}$ | | | | | |
|---------------|--------------------|--|------|--|------|-------|----------------|--|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | | |
| SY00 | Τρυ | Power-up Period Internal Voltage Regulator Enabled | | 400 | 600 | μS | -40°C to +85°C | | |
| SY01 | TPWRT | Power-up Period External VDDCORE Applied (Power-Up-Timer Active) | 48 | 64 | 80 | ms | -40°C to +85°C | | |
| SY02 | TSYSDLY | System Delay Period: Time required to reload Device Configuration Fuses plus SYSCLK delay before first instruction is fetched. | _ | l μs + 8 sysclκ cycles | | — | -40°C to +85°C | | |
| SY20 | TMCLR | MCLR Pulse Width (low) | _ | 2 | _ | μs | -40°C to +85°C | | |
| SY30 | TBOR | BOR Pulse Width (low) | _ | 1 | _ | μs | -40°C to +85°C | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.





| AC CHA | ARACTERIS | TICS | | (unl | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|---------------|-----------|---|---|------|--|---------|------|-------|--|--|--|
| Param. No. | Symbol | Characte | ristics | | Min. | Typical | Max. | Units | Conditions | | |
| TA10 | ТтхН | TxCK High Time | Synchrono with presc | | 10 | | | nsec | Must also meet parameter TA15 | | |
| | | | Asynchror with presc | | 10 | | | nsec | | | |
| | | | Asynchror | nous | 10 | — | — | nsec | | | |
| TA11 | ΤτxL | TxCK Low Time | Synchronous, with prescaler Asynchronous, with prescaler | | 10 | | | nsec | Must also meet parameter TA15 | | |
| | | | | | 10 | | | nsec | | | |
| | | | Asynchror | nous | 10 | _ | _ | nsec | | | |
| TA15 | ΤτχΡ | TxCK Input Period | Synchrono with presc | | Greater of: 10 nsec or (2 * TPB + 10) | _ | | nsec | | | |
| | | | Asynchror with presc | | Greater of: 10 nsec or (2 * TPB + 10)/N | _ | _ | — | N = prescale value (1, 8, 64, 256) | | |
| | | | Asynchror | nous | 10 | _ | _ | nsec | | | |
| OS60 | FT1 | SOSC1/T1CK Osci Frequency Range (enabled by setting (T1CON<1>)) | oscillator | | 32 | | 100 | kHz | | | |
| TA20 | TCKEXTMRL | Delay from Externa Edge to Timer Incre | | ock | | | 10 | nsec | | | |

TABLE 30-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

TABLE 30-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--------------------|-----------|--|------------------------------|-------|---|------|-------|---|--|--|--|
| Param. No. | Symbol | Characte | eristics | | Min. | Max. | Units | Conditions | | | |
| TB10 | ТтхН | TxCK High Time | Synchron no pres | | Greater of: 10 nsec or (TPB + 5) | | nsec | Must also meet parameter TB15 | | | |
| | | | Synchre with pre | | 20 | — | nsec | 1 | | | |
| TB11 | ΤτxL | TxCK Low Time | Synchronous, no prescaler | | Greater of: 10 nsec or (TPB + 5) | _ | nsec | Must also meet parameter TB15 | | | |
| | | | Synchre with pre | | 10 | — | nsec | | | | |
| TB15 | ΤτχΡ | TxCK Input Period | Synchron no pres | | Greater of: 10 nsec or (2 * TPB + 10) | _ | nsec | N = prescale value (1, 2, 4, 8, 16, 32, 64, 256) | | | |
| | | | Synchronous, with prescaler | | Greater of: 10 nsec or (2*TPB + 10)/N | | | | | | |
| TB20 | TCKEXTMRL | Delay from Extern Edge to Timer Ind | | Clock | — | 5 | nsec | | | | |

FIGURE 30-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS



TABLE 30-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--------------------|--------|---------------------|---|---|------|-------|---------------------------------|--|--|
| Param. No. | Symbol | Character | Characteristics ⁽¹⁾ | | Max. | Units | Conditions | | |
| IC10 | TccL | ICx Input Low Time | No prescaler | Greater of: 10 nsec or (TPB + 5) | | nsec | | | |
| | | | With prescaler | 10 | _ | nsec | | | |
| IC11 | ТссН | ICx Input High Time | No prescaler | Greater of: 20 nsec or (TPB + 5) | _ | nsec | | | |
| | | | With prescaler | 10 | | nsec | | | |
| IC15 | TccP | ICx Input Period | • | Greater of: 10 nsec or (2*TPB + 10)/N | _ | nsec | N = prescale value $(1, 4, 16)$ | | |

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|--------------------|--------|--------------------------------|---|------------------------|------|-------|--------------------|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | |
| OC10 | TccF | OCx Output Fall Time | | _ | | nsec | See parameter DO32 | |
| OC11 | TccR | OCx Output Rise Time | — — — nsec See parameter D | | | | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-9: OC/PWM MODULE TIMING CHARACTERISTICS



TABLE 30-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$ | | | | | |
|--------------------|-------------------------------------|----------------------------------|---|------------------------|-----|-------|------------|--|
| Param No. | Symbol Characteristics ¹ | | | Typical ⁽²⁾ | Max | Units | Conditions | |
| OC15 | Tfd | Fault Input to PWM I/O Change | | | 25 | nsec | | |
| OC20 | TFLT | Fault Input Pulse Width | 50 | — | _ | nsec | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


FIGURE 30-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 30-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--------------------|-----------------------|--|---|------------------------|------|-------|--------------------|--|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | | |
| SP10 | TscL | SCKx Output Low Time ⁽³⁾ | Тѕск/2 | | | nsec | | | |
| SP11 | TscH | SCKx Output High Time ⁽³⁾ | Тѕск/2 | — | | nsec | | | |
| SP20 | TscF | SCKx Output Fall Time ⁽⁴⁾ | _ | — | | nsec | See parameter DO32 | | |
| SP21 | TscR | SCKx Output Rise Time ⁽⁴⁾ | _ | | _ | nsec | See parameter DO31 | | |
| SP30 | TDOF | SDOx Data Output Fall Time ⁽⁴⁾ | _ | | _ | nsec | See parameter DO32 | | |
| SP31 | TDOR | SDOx Data Output Rise Time ⁽⁴⁾ | _ | | _ | nsec | See parameter DO31 | | |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | _ | — | 15 | nsec | | | |
| SP40 | TDIV2SCH, TDIV2SCL | Setup Time of SDIx Data Input to SCKx Edge | 10 | — | _ | nsec | | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 10 | — | | nsec | | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 nsec. Therefore, the clock generated in Master mode must not violate this specification.



FIGURE 30-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 30-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

| AC CHA | AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}Cfor$ Industrial | | | | | | |
|---------------|-----------------------|--|--------|--|------|-------|--------------------|--|--|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | | | |
| SP10 | TscL | SCKx Output Low Time ⁽³⁾ | Тѕск/2 | — | | nsec | | | | |
| SP11 | TscH | SCKx Output High Time ⁽³⁾ | Тѕск/2 | — | | nsec | | | | |
| SP20 | TSCF | SCKx Output Fall Time ⁽⁴⁾ | — | — | | nsec | See parameter DO32 | | | |
| SP21 | TscR | SCKx Output Rise Time ⁽⁴⁾ | — | — | | nsec | See parameter DO31 | | | |
| SP30 | TDOF | SDOx Data Output Fall Time(4) | _ | — | | nsec | See parameter DO32 | | | |
| SP31 | TDOR | SDOx Data Output Rise Time ⁽⁴⁾ | | | _ | nsec | See parameter DO31 | | | |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | — | 15 | nsec | | | | |
| SP36 | TDOV2SC, TDOV2SCL | SDOx Data Output Setup to First SCKx Edge | 15 | — | _ | nsec | | | | |
| SP40 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | 10 | — | _ | nsec | | | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 10 | — | | nsec | | | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 nsec. Therefore, the clock generated in Master mode must not violate this specification.



FIGURE 30-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

| AC CH | ARACTERIS | TICS | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|---------------|-----------------------|--|---|------------------------|------|-------|--------------------|--|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | | |
| SP70 | TscL | SCKx Input Low Time ⁽³⁾ | Тѕск/2 | _ | _ | nsec | | | |
| SP71 | TscH | SCKx Input High Time ⁽³⁾ | Тѕск/2 | — | _ | nsec | | | |
| SP72 | TscF | SCKx Input Fall Time | _ | 5 | 10 | nsec | | | |
| SP73 | TscR | SCKx Input Rise Time | - | 5 | 10 | nsec | | | |
| SP30 | TDOF | SDOx Data Output Fall Time ⁽⁴⁾ | | — | _ | nsec | See parameter DO32 | | |
| SP31 | TDOR | SDOx Data Output Rise Time ⁽⁴⁾ | _ | — | | nsec | See parameter DO31 | | |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | _ | — | 15 | nsec | | | |
| SP40 | TDIV2scH, TDIV2scL | Setup Time of SDIx Data Input to SCKx Edge | 10 | — | — | nsec | | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 10 | — | _ | nsec | | | |
| SP50 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input | 60 | — | _ | nsec | | | |
| SP51 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance ⁽³⁾ | 5 | — | 25 | nsec | | | |
| SP52 | TscH2ssH TscL2ssH | SSx after SCKx Edge | Тѕск + 20 | _ | _ | nsec | — | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 nsec.



| AC CH | ARACTERIS | TICS | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|---------------|-----------------------|--|---|------------------------|------|-------|-----------------------|--|--|
| Param .No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical ⁽²⁾ | Max. | Units | Conditions | | |
| SP70 | TscL | SCKx Input Low Time ⁽³⁾ | Тѕск/2 | — | _ | nsec | | | |
| SP71 | TscH | SCKx Input High Time ⁽³⁾ | Тѕск/2 | _ | | nsec | | | |
| SP72 | TscF | SCKx Input Fall Time | — | 5 | 10 | nsec | | | |
| SP73 | TscR | SCKx Input Rise Time | — | 5 | 10 | nsec | | | |
| SP30 | TDOF | SDOx Data Output Fall Time ⁽⁴⁾ | — | — | _ | nsec | See parameter DO32 | | |
| SP31 | TDOR | SDOx Data Output Rise Time ⁽⁴⁾ | — | — | _ | nsec | See parameter DO31 | | |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | | — | 15 | nsec | | | |
| SP40 | TDIV2SCH, TDIV2SCL | Setup Time of SDIx Data Input to SCKx Edge | 10 | — | _ | nsec | | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 10 | — | _ | nsec | | | |
| SP50 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input | 60 | — | _ | nsec | | | |
| SP51 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾ | 5 | — | 25 | nsec | | | |
| SP52 | TscH2ssH TscL2ssH | SSx ↑ after SCKx Edge | Тѕск + 20 | — | _ | nsec | | | |
| SP60 | TssL2doV | SDOx Data Output Valid after SSx Edge | — | — | 25 | nsec | | | |

TABLE 30-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 nsec.







TABLE 30-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

| AC CHA | RACTER | ISTICS | | Standard Operatin (unless otherwise Operating tempera | stated) | | V to 3.6V +85°C for Industrial |
|---------------|---------|---------------------------------|---------------------------|---|---------|-------|-----------------------------------|
| Param. No. | Symbol | Characteristics | | Min. ⁽¹⁾ | Max. | Units | Conditions |
| IM10 | TLO:SCL | Clock Low Time | 100 kHz mode | Трв * (BRG + 2) | — | μs | — |
| | | | 400 kHz mode | Трв * (BRG + 2) | — | μS | — |
| | | | 1 MHz mode ⁽²⁾ | Трв * (BRG + 2) | — | μs | — |
| IM11 | THI:SCL | Clock High Time | 100 kHz mode | Трв * (BRG + 2) | — | μs | — |
| | | | 400 kHz mode | Трв * (BRG + 2) | _ | μS | _ |
| | | | 1 MHz mode ⁽²⁾ | Трв * (BRG + 2) | _ | μS | |
| IM20 | TF:SCL | SDAx and SCLx | 100 kHz mode | _ | 300 | nsec | CB is specified to be |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | nsec | from 10 to 400 pF |
| | | | 1 MHz mode ⁽²⁾ | | 100 | nsec | |
| IM21 | TR:SCL | SDAx and SCLx | 100 kHz mode | | 1000 | nsec | CB is specified to be |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | nsec | from 10 to 400 pF |
| | | | 1 MHz mode ⁽²⁾ | — | 300 | nsec | |
| IM25 | TSU:DAT | Data Input | 100 kHz mode | 250 | — | nsec | — |
| | | Setup Time | 400 kHz mode | 100 | — | nsec | |
| | | | 1 MHz mode ⁽²⁾ | 100 | — | nsec | |
| IM26 | THD:DAT | Data Input | 100 kHz mode | 0 | — | μS | — |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | μS | |
| | | | 1 MHz mode ⁽²⁾ | 0 | 0.3 | μS | |
| IM30 | TSU:STA | A Start Condition Setup Time | 100 kHz mode | Трв * (BRG + 2) | — | μS | Only relevant for |
| | | | 400 kHz mode | Трв * (BRG + 2) | — | μS | Repeated Start condition |
| | | | 1 MHz mode ⁽²⁾ | Трв * (BRG + 2) | — | μs | Condition |
| IM31 | THD:STA | Start Condition | 100 kHz mode | Трв * (BRG + 2) | — | μs | After this period, the |
| | | Hold Time | 400 kHz mode | Трв * (BRG + 2) | _ | μS | first clock pulse is |
| | | | 1 MHz mode ⁽²⁾ | Трв * (BRG + 2) | | μs | generated |
| IM33 | Tsu:sto | Stop Condition | 100 kHz mode | Трв * (BRG + 2) | | μs | _ |
| | | Setup Time | 400 kHz mode | Трв * (BRG + 2) | | μS | - |
| | | | 1 MHz mode ⁽²⁾ | Трв * (BRG + 2) | | μS | - |
| IM34 | THD:STO | Stop Condition | 100 kHz mode | Трв * (BRG + 2) | _ | nsec | _ |
| | | Hold Time | 400 kHz mode | Трв * (BRG + 2) | _ | nsec | - |
| | | | 1 MHz mode ⁽²⁾ | Трв * (BRG + 2) | | nsec | - |
| IM40 | TAA:SCL | Output Valid | 100 kHz mode | | 3500 | nsec | _ |
| | | From Clock | 400 kHz mode | _ | 1000 | nsec | _ |
| | | | 1 MHz mode ⁽²⁾ | _ | 350 | nsec | _ |
| IM45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | _ | μS | Time the bus must be |
| - | | | 400 kHz mode | 1.3 | _ | μs | free before a new |
| | | | 1 MHz mode ⁽²⁾ | 0.5 | _ | μs | transmission can start |
| IM50 | Св | Bus Capacitive Lo | | | 400 | pF | |

Note 1: BRG is the value of the I^2C^{TM} Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).







TABLE 30-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

| AC CHA | RACTERIS | STICS | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial | | | | | |
|---------------|----------|----------------------------|---------------------------|---|------|-------|---|--|--|
| Param. No. | Symbol | Characte | eristics | Min. | Max. | Units | Conditions | | |
| IS10 | TLO:SCL | Clock Low Time | 100 kHz mode | 4.7 | — | μS | PBCLK must operate at a minimum of 800 KHz | | |
| | | | 400 kHz mode | 1.3 | — | μS | PBCLK must operate at a minimum of 3.2 MHz | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | | μs | | | |
| IS11 THI:SCL | THI:SCL | Clock High Time | 100 kHz mode | 4.0 | — | μS | PBCLK must operate at a minimum of 800 KHz. | | |
| | | | 400 kHz mode | 0.6 | — | μS | PBCLK must operate at a minimum of 3.2 MHz | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | | μS | | | |
| IS20 | TF:SCL | SDAx and SCLx | 100 kHz mode | — | 300 | nsec | CB is specified to be from | | |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | nsec | 10 to 400 pF | | |
| | | | 1 MHz mode ⁽¹⁾ | — | 100 | nsec | | | |
| IS21 | TR:SCL | SDAx and SCLx | 100 kHz mode | <u> </u> | 1000 | nsec | CB is specified to be from | | |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | nsec | 10 to 400 pF | | |
| | | | 1 MHz mode ⁽¹⁾ | — | 300 | nsec | | | |
| S25 | TSU:DAT | Data Input | 100 kHz mode | 250 | | nsec | | | |
| | | Setup Time | 400 kHz mode | 100 | | nsec | | | |
| | | | 1 MHz mode ⁽¹⁾ | 100 | | nsec | | | |
| IS26 | THD:DAT | Data Input | 100 kHz mode | 0 | | nsec | | | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | μS | | | |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 0.3 | μS | | | |
| IS30 | TSU:STA | Start Condition | 100 kHz mode | 4700 | | μS | Only relevant for Repeated | | |
| | | Setup Time | 400 kHz mode | 600 | — | μs | Start condition | | |
| | | | 1 MHz mode ⁽¹⁾ | 250 | — | μS | | | |
| IS31 | THD:STA | Start Condition | 100 kHz mode | 4000 | — | μS | After this period, the first | | |
| | | Hold Time | 400 kHz mode | 600 | — | μS | clock pulse is generated | | |
| | | | 1 MHz mode ⁽¹⁾ | 250 | — | μs | | | |
| IS33 | Tsu:sto | Stop Condition | 100 kHz mode | 4000 | — | μs | - | | |
| | | Setup Time | 400 kHz mode | 600 | | μs | - | | |
| | | | 1 MHz mode ⁽¹⁾ | 600 | — | μs | | | |
| IS34 | THD:STO | Stop Condition | 100 kHz mode | 4000 | — | nsec | 4 | | |
| | | Hold Time | 400 kHz mode | 600 | — | nsec | - | | |
| | | | 1 MHz mode ⁽¹⁾ | 250 | | nsec | | | |
| IS40 | TAA:SCL | Output Valid From Clock | 100 kHz mode | 0 | 3500 | nsec | 4 | | |
| | | CIUCK | 400 kHz mode | 0 | 1000 | nsec | 4 | | |
| • • - | | | 1 MHz mode ⁽¹⁾ | 0 | 350 | nsec | | | |
| IS45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | | μS | Time the bus must be free before a new transmission | | |
| | | | 400 kHz mode | 1.3 | | μS | can start | | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | | μS | | | |
| S50 | Св | Bus Capacitive Loa | | <u> </u> | 400 | pF | | | |

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 30-34: ADC MODULE SPECIFICATIONS

| AC CHA | ARACTERI | STICS | Standard Op (unless othe Operating ter | erwise state | ed) | | 3.6V 5°C for Industrial |
|---------------|------------|--|--|--------------|----------------------------------|----------|---|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions |
| Device | Supply | | | | | | |
| AD01 | AVdd | Module VDD Supply | Greater of VDD – 0.3 or 2.5 | _ | Lesser of VDD + 0.3 or 3.6 | V | |
| AD02 | AVss | Module Vss Supply | Vss | — | Vss + 0.3 | V | |
| Referen | nce Inputs | | | • | • | | |
| AD05 | Vrefh | Reference Voltage High | AVss + 2.0 | _ | AVdd | V | See Note 1 |
| AD05a | | | 2.5 | _ | 3.6 | V | Vrefh = AVdd |
| AD06 | VREFL | Reference Voltage Low | AVss | — | Vrefh – 2.0 | V | See Note 1 |
| AD07 | VREF | Absolute Reference Voltage (VREFH – VREFL) | 2.0 | - | AVdd | V | |
| AD08 | IREF | Current Drain | — | 250 — | 400 3 | μΑ μΑ | ADC operating ADC off |
| Analog | Input | | | | | | |
| AD12 | VINH-VINL | Full-Scale Input Span | Vrefl | — | Vrefh | V | |
| | VINL | Absolute VINL Input Voltage | AVss – 0.3 | | AVDD/2 | V | |
| | VIN | Absolute Input Voltage | AVss – 0.3 | | AVDD + 0.3 | V | |
| | | Leakage Current | — | +/- 0.001 | +/-0.610 | μA | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V Source Impedance = 10KΩ |
| AD17 | Rin | Recommended Impedance of Analog Voltage Source | _ | — | 10K | Ω | |
| ADC Ac | curacy – N | leasurements with Exte | rnal VREF+/VR | EF- | | | |
| AD20c | Nr | Resolution | 1 | 0 data bits | - | bits | |
| AD21c | INL | Integral Nonlinearity | — | — | <+/-1 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD22c | DNL | Differential Nonlinearity | | — | <+/-1 | LSb | VINL = AVSS = VREFL = 0V, $AVDD = VREFH = 3.3V^{(2)}$ |
| AD23c | Gerr | Gain Error | | _ | <+/-1 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.3V |
| AD24n | EOFF | Offset Error | _ | _ | <+/-1 | LSb | VINL = AVSS = 0V, AVDD = 3.3V |
| AD25c | — | Monotonicity | _ | | _ | | Guaranteed |
| ADC Ac | curacy – N | leasurements with Inter | nal VREF+/VRI | EF- | | | |
| AD20d | Nr | Resolution | 1 | 0 data bits | | bits | |
| AD21d | INL | Integral Nonlinearity | — | — | <+/-1 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V |

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

TABLE 30-34: ADC MODULE SPECIFICATIONS (CONTINUED)

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--------------------|--------|---------------------------|--|---------|-------|-------|---|--|--|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions | | |
| AD22d | DNL | Differential Nonlinearity | — | — | <+/-1 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V ⁽²⁾ | | |
| AD23d | Gerr | Gain Error | — | — | <+/-4 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V | | |
| AD24d | EOFF | Offset Error | — | — | <+/-2 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V | | |
| AD25d | — | Monotonicity | — | — | _ | _ | Guaranteed | | |

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

| АС СНИ | ARACTER | ISTICS | Standard Operating Conditions: 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +85^{\circ}C$ for Industrial | | | | | | |
|---------------|-----------|---|--|------------------------|---------|-------|---|--|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | | |
| Clock P | Parameter | S | | | | | | | |
| AD50 | Tad | A/D Clock Period ⁽²⁾ | 75 | _ | | nsec | TPB = 75 nsec, AVDD = 3.0V | | |
| AD51 | TRC | A/D Internal RC Oscillator Period | — | 250 | | nsec | See Note 3 | | |
| Conver | sion Rate | | | | | | | | |
| AD55 | TCONV | Conversion Time | — | 12 TAD | — | _ | — | | |
| AD56 | FCNV | Throughput Rate | — | — | 500 | KSPS | AVDD = 3.0V to 3.6V | | |
| | | (Sampling Speed) | — | — | 400 | KSPS | AVDD = 2.5V to 3.6V | | |
| AD57 | TSAMP | Sample Time | 1 | — | 31 | Tad | TSAMP must be ≥ 140 nsec | | |
| Timing | Paramete | rs | | | | | | | |
| AD60 | TPCS | Conversion Start from Sample Trigger ⁽³⁾ | | 1.0 Tad | _ | — | Auto-Convert Trigger (SSRC<2:0> = 111) not selected | | |
| AD61 | TPSS | Sample Start from Setting Sample (SAMP) bit | 0.5 Tad | — | 1.5 TAD | — | — | | |
| AD62 | TCSS | Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾ | — | 0.5 Tad | — | _ | — | | |
| AD63 | TDPU | Time to Stabilize Analog Stage from A/D OFF to A/D ON ⁽³⁾ | — | — | 2 | μS | — | | |

TABLE 30-35: A/D CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: Characterized by design but not tested.



FIGURE 30-18: A/D CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS





FIGURE 30-20: PARALLEL SLAVE PORT TIMING



TABLE 30-36: PARALLEL SLAVE PORT REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial | | | | | |
|--------------------|----------|---|----|--|----|------|--|--|--|
| Param. No. | Symbol | Characteristics Min. Typical Max. Units Condit | | | | | | | |
| PS1 | TdtV2wrH | Data In Valid before \overline{WR} or \overline{CS} Inactive (setup time) | 20 | — | | nsec | | | |
| PS2 | TwrH2dtl | WR or CS Inactive to Data– In Invalid (hold time) | 20 | — | | nsec | | | |
| PS3 | TrdL2dtV | \overline{RD} and \overline{CS} Active to Data– Out Valid | | — | 60 | nsec | | | |
| PS4 | TrdH2dtl | \overline{RD} Active or \overline{CS} Inactive to Data– Out Invalid | 0 | — | 10 | nsec | | | |
| PS5 | Tcs | CS Active Time | 25 | | _ | nsec | | | |
| PS6 | Twr | WR Active Time | 25 | | | nsec | | | |
| PS7 | Trd | RD Active Time | 25 | | _ | nsec | | | |



FIGURE 30-21: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 30-37: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial | | | | | |
|--------------------|---------|---|------|---|------|-------|------------|--|--|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions | | |
| PM1 | TLAT | PMALL/PMALH Pulse Width | | 1 Трв | | | | | |
| PM2 | TADSU | Address Out Valid to PMALL/PMALH Invalid (address setup time) | — | 2 Трв | _ | — | | | |
| PM3 | TADHOLD | PMALL/PMALH Invalid to Address Out Invalid (address hold time) | — | 1 Трв | _ | _ | | | |
| PM4 | TAHOLD | PMRD Inactive to Address Out Invalid (address hold time) | 1 | | — | nsec | | | |
| PM5 | Trd | PMRD Pulse Width | — | 1 Трв | _ | — | | | |
| PM6 | TDSU | PMRD or PMENB Active to Data In Valid (data setup time) | 5 | _ | _ | nsec | | | |
| PM7 | TDHOLD | PMRD or PMENB Inactive to Data In Invalid (data hold time) | — | 0 | | nsec | | | |

© 2008 Microchip Technology Inc.



FIGURE 30-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 30-38: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial | | | | | |
|--------------------|---------|--|--|---------|------|-------|------------|--|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions | |
| PM11 | Twr | PMWR Pulse Width | | 1 Трв | _ | _ | | |
| PM12 | TDVSU | Data Out Valid before PMWR or PMENB goes Inactive (data setup time) | — | 2 Трв | _ | | | |
| PM13 | TDVHOLD | PMWR or PMEMB Invalid to Data Out Invalid (data hold time) | — | 1 Трв | — | — | | |

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial | | | | |
|--------------------|--------|-----------------------------------|---|-----|------|-------|---|
| Param. No. | Symbol | Characteristics | Min. | Тур | Max. | Units | Conditions |
| USB313 | VUSB | USB Voltage | 3.0 | | 3.6 | V | Voltage on bus must be in this range for proper USB operation |
| USB315 | VILUSB | Input Low Voltage for USB Buffer | — | | 0.8 | V | |
| USB316 | VIHUSB | Input High Voltage for USB Buffer | 2.0 | _ | _ | V | |
| USB318 | VDIFS | Differential Input Sensitivity | _ | _ | 0.2 | V | |
| USB319 | VCM | Differential Common Mode Range | 0.8 | _ | 2.5 | V | The difference between D+ and D- must exceed this value while VCM is met |
| USB320 | Ζουτ | Driver Output Impedance | 28.0 | _ | 44.0 | Ω | |
| USB321 | Vol | Voltage Output Low | 0.0 | — | 0.3 | V | 1.5 k Ω load connected to 3.6V |
| USB322 | Vон | Voltage Output High | 2.8 | | 3.6 | V | 1.5 k Ω load connected to ground |

TABLE 30-39: OTG TIMING REQUIREMENTS

FIGURE 30-23: EJTAG TIMING CHARACTERISTICS



TABLE 30-40: EJTAG TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial | | | |
|--------------------|------------|--|---|------|-------|------------|
| Param. No. | Symbol | Description | Min. | Max. | Units | Conditions |
| EJ1 | Ттсксус | TCK Cycle Time | 25 | _ | nsec | |
| EJ2 | Ттскнідн | TCK High Time | 10 | _ | nsec | |
| EJ3 | TTCKLOW | TCK Low Time | 10 | _ | nsec | |
| EJ4 | TTSETUP | TAP Signals Setup Time Before Rising TCK | 5 | _ | nsec | |
| EJ5 | TTHOLD | TAP Signals Hold Time After Rising TCK | 3 | _ | nsec | |
| EJ6 | TTDOOUT | TDO Output Delay Time From Falling TCK | — | 5 | nsec | |
| EJ7 | TTDOZSTATE | TDO 3-State Delay Time From Falling TCK | — | 5 | nsec | |
| EJ8 | TTRSTLOW | TRST Low Time | 25 | — | nsec | |
| EJ9 | Trf | TAP Signals Rise/Fall Time, All Input and Output | — | _ | nsec | |

31.0 PACKAGING INFORMATION

31.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



100-Lead TQFP (12x12x1 mm)



| & PIC ³² |
|--------------------------------|
| PIC32MX360F |
| 512L-80I/PT |
| e3 |
| 0510017 |
| 0 |

| Example | |
|--------------------------------|---|
| & PIC ³² | Ì |
| PIC32MX360F | |
| 256L-80I/PT | |
| e3 | |
| 0510017 | |
| | |

| Legend: | XXX | Customer-specific information |
|---------|------------|---|
| | Y | Year code (last digit of calendar year) |
| | ΥY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | | Pb-free JEDEC designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator (e3) |
| | | can be found on the outer packaging for this package. |
| Note: | In the eve | nt the full Microchip part number cannot be marked on one line, it will |
| | | d over to the next line, thus limiting the number of available s for customer-specific information. |

31.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Lead Thickness

Mold Draft Angle Top

Mold Draft Angle Bottom

Lead Width

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

С

b

α

β

0.09

0.17

11°

11°

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

0.20

0.27

13°

13°

_

0.22

12°

12°

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIM | ETERS | |
|--------------------------|----|--------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X64) | X1 | | | 0.30 |
| Contact Pad Length (X64) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIM | ETERS | |
|---------------------------|----|--------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.40 BSC | |
| Contact Pad Spacing | C1 | | 13.40 | |
| Contact Pad Spacing | C2 | | 13.40 | |
| Contact Pad Width (X100) | X1 | | | 0.20 |
| Contact Pad Length (X100) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

NOTES:

APPENDIX A: REVISION HISTORY

Revision E (July 2008)

• Updated the PIC32MX340F128H features in Table 2 to include 4 programmable DMA channels.

NOTES:

Product Identification System

| o order or obtain infor | rmation, e.g., on pricing or delivery, refer to the factory or | the listed sales office. |
|---|--|---|
| Flash Memory Fan Program Memory S Pin Count Tape and Reel Flag Speed Temperature Rang Package | nily Size (KB) g (if applicable) | Examples: PIC32MX320F032H-40I/PT: General purpose PIC32MX, 32 KB program memory, 64-pin, Industrial temp., TQFP package. PIC32MX360F256L-80I/PT: General purpose PIC32MX, 256 KB program memory, 100-pin, Industrial temp., TQFP package. |
| | Flash Memory Family | |
| Architecture | MX = 32-bit RISC MCU core | |
| Product Groups | 3xx = General purpose microcontroller family 4xx = USB | |
| Flash Memory Family | F = Flash program memory | |
| Program Memory Size | 32 = 32K 64 = 64K 128 = 128K 256 = 256K 512 = 512K | |
| Pin Count | H = 64-pin L = 100-pin | |
| Temperature Range | I = -40° C to $+85^{\circ}$ C (Industrial) | |
| Package | PT = 64-Lead, 100-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) | |
| Pattern | Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample | |
| | | |

© 2008 Microchip Technology Inc.

NOTES:

INDEX

Numerics

| NUMERICS | |
|---|-----|
| 12-Bit A/D | |
| ADPCFG | 491 |
| Α | |
| A/D | |
| Enabling the Module | 507 |
| How to Start Sampling | 505 |
| Sampling Requirements | |
| A/D Conversion Speeds | 518 |
| A/D Converter Voltage Reference Schematic | |
| A/D Module Configuration | 503 |
| A/D Terminology and Conversion Sequence | |
| AC Characteristics | |
| Internal RC Accuracy | 603 |
| AC Electrical Specifications | |
| Parallel Master Port Read Requirements | |
| Parallel Master Port Write Requirements | |
| Parallel Slave Port Requirements | 626 |
| ADC | |
| Converting 1 Channel at 400 ksps | 509 |
| Assembler | |
| MPASM Assembler | |
| Automatic Clock Stretch | 411 |
| Receive Mode | |
| Transmit Mode | 411 |

В

| Baud | Rate Error Calculation (BRGH = 0) | 434 |
|-------|--|----------|
| Blocl | k Diagrams | |
| | 10-bit High-Speed A/D Converter | 490 |
| | Comparator Analog Input Model | 546 |
| | Comparator I/O Operating Modes | 537 |
| | Comparator Voltage Reference | 549 |
| | Connections for On-Chip Voltage Regulator | |
| | Crystal or Cermaic Resonator Operation | |
| | (XT or HS) | 71 |
| | External Clock Input (OSCIOFCN = 0) | 72 |
| | External Clock Input (OSCIOFCN = 1) | |
| | Input Capture | |
| | JTAG Compliant Application Showing | |
| | Daisy-Chaining of Components | 577, 583 |
| | Output Compare Module | - |
| | Overview of USB Implementation as a Device . | |
| | Overview of USB Implementation as a Host | |
| | Overview of USB Implementation for | |
| | OTG (Dual Role) | |
| | Reset System | |
| | RTCC | |
| | Shared Port Structure | |
| | Single Comparator | |
| | Type B Timer | |
| | Typical I ² C Interconnection | |
| | UART | |
| | WDT | |
| Bour | ndary Scan Register (BSR) | |
| | ndary Scan Testing (BST) | |
| | n-out Reset (BOR) | |
| | and On-Chip Voltage Regulator | 576 |
| | and on one conception of a second sec | |

С

| C Compilers |
|--|
| MPLAB C18 590 |
| MPLAB C30 590 |
| Clearing USB OTG Interrupts 244 |
| Clock Switching Operation79 |
| Enabling79 |
| Entering Sleep Mode 81 |
| Sequence |
| Code Examples |
| Aborting a Clock Switch76, 81 |
| Erasing a Program Memory Block 120 |
| Initialization Code for 16-bit Asynchronous |
| Counter Mode Using an External |
| Clock Input 334 |
| Initialization Code for 16-bit Synchronous |
| Counter Mode Using an External |
| Clock Input 193, 349, 351, 456, 460, 461, 463 |
| Initialization Code for 16-bit Timer Using |
| System Clock 88, 169, 170, 175, 193, 325, 336, |
| 350, 353, 393, 396, 437 |
| Initialization Code for 32-bit Gated Time |
| Accumulation Mode |
| 354, 364, 406, 407, 437, 464, 485 |
| Initiating a Programming Sequence |
| PWM Mode Pulse Setup and |
| Interrupt Servicing |
| Setting the RTCWREN Bit |
| Voltage Reference Configuration |
| Comparator |
| Analog Input Connection Considerations |
| Configuration |
| External Reference Signal |
| Internal Reference Signal |
| Interrupts |
| Operation |
| Outputs |
| Reference |
| Comparator Voltage Reference |
| Accuracy and Error |
| Configuring |
| |
| Initialization |
| Control Registers |
| Conversion Sequence Examples |
| Core Features |
| 16-bit Architecture |
| Easy Migration |
| Oscillator Options, Features |
| Power-Saving Technology |
| CPU Module |
| D |
| DC Characteristics |
| I/O Pin Input Specifications |
| I/O Pin Output Specifications 599 |

| I/O FIII Output Specifications | 599 |
|--|-----|
| Idle Current (IIDLE) | 596 |
| Operating Current (IDD) | 595 |
| Power-Down Current (IPD) | 597 |
| Program Memory | 599 |
| Temperature and Voltage Specifications | 594 |
| Development Support | 589 |
| Device Reset Times | 91 |

Е

| Electrical Characteristics | |
|--|-----|
| AC | 601 |
| Enhanced In-Circuit Serial Programming (EICSP) | 581 |
| Equations | |
| Calculating the PWM Period | 379 |
| Calculation for Maximum PWM Resolution | 379 |
| Serial Clock Rate | 409 |
| UART Baud Rate with BRGH = 0 | 434 |
| UART Baud Rate with BRGH = 1 | 434 |
| WDT Time-out Period | |
| Errata | 8 |
| | |

F

| Fail-Safe Clock Monitor (FSCM) | |
|--------------------------------|----|
| and WDT | |
| Delay | |
| Slow Oscillator Start-up | 79 |
| Flash Program Memory | |
| Control Registers | |
| Operations | |
| Programming Algorithm | |
| RTSP Operation | |
| I | |

| I/O Pin Control | 408, 438, |
|--|-----------|
| 486, 487, 516, 547, 548, 554 | |
| I/O Pins | 301 |
| I/O Ports | 305, 425 |
| Parallel I/O (PIO) | 322, 434 |
| l ² C | |
| Addresses | 411 |
| Baud Rate Generator | 409 |
| General Call Address Support | 411 |
| Interrupts | 409 |
| IPMI Support | 411 |
| Master Mode Operation | |
| Clock Arbitration | 412 |
| Multi-Master Communication, Bus | |
| Collision and Bus Arbitration | 412 |
| Operating Modes | 409 |
| Registers | 409 |
| Slave Address Masking | 411 |
| Slope Control | 412 |
| Software Controlled Clock Stretching | |
| (STREN = 1) | 411 |
| Idle Mode | |
| Wake-up from on Interrupt | 534 |
| In-Circuit Serial Programming (ICSP) | 581 |
| In-Circuit Debugging | 582 |
| Interface | 581 |
| Operation | 581 |
| Initialization | 514 |
| Input Change Notification | 324 |
| Internal Fast RC Oscillator (FRC) | 76 |
| Postscaler Mode (FRCDIV) | 76 |
| with PLL Mode (FRCPLL) | 76 |
| Internal Low-Power RC Oscillator (LPRC) | 76 |
| Enabling | |
| Interrupts Coincident with Power Save Instructions | 535 |
| | |

J

| JTAG |
|--|
| Device Programming 582 |
| Instructions |
| Registers |
| JTAG Boundary Scan 582 |
| L |
| Low-Power Secondary Oscillator (SOSC) |
| Continuous Operation75 |
| Enabling75 |
| Μ |
| MPLAB ASM30 Assembler, Linker, Librarian 590 |
| MPLAB ICD 2 In-Circuit Debugger 591 |
| MPLAB ICE 2000 High-Performance Universal |
| In-Circuit Emulator |
| MPLAB Integrated Development |
| Environment Software |
| MPLAB PM3 Device Programmer |
| MPLINK Object Linker/MPLIB Object Librarian |
| |
| N |
| Non-Maskable Traps 126 |
| 0 |
| Open-Drain Configuration |
| Oscillator |
| OSC1, OSC2 Pin Functions in |
| |

| 81 |
|------------|
| 374 |
| 382 |
| . 538, 550 |
| |

Ρ

| - | |
|--------------------------------------|------------|
| Packaging | 631 |
| Details | 632 |
| Marking | 631 |
| Phase Locked Loop (PLL) | |
| Lock Status | |
| PIC32 Family USB Interface Diagram | 242 |
| PICSTART Plus Development Programmer | 592 |
| Pinout Descriptions | |
| PIC32 Family | 16, 24 |
| Power-on Reset (POR) | |
| and On-Chip Voltage Regulator | 576 |
| Power-Saving Modes Control Registers | |
| Primary Oscillator (POSC) | |
| Operating Modes | 71, 74, 81 |
| Selecting | 71 |
| Pulse Width Modulation Mode | 380 |
| Pulse-Width Modulation Mode | 378 |
| Duty Cycle | 379 |
| Period | 379 |
| | |

R

| RCON Register |
|--|
| Bit Status During Initialization |
| Using the RCON Status Bits90 |
| Refer |
| Registers |
| 10-bit A/D Converter Special Function |
| AD1CON1 (A/D Control 1) 494, 498, 499, 500, 501 AD1CON2 (A/D Control 1) |
| ADCHS A/D Input Select |
| ADPCFG A/D Port Configuration |
| CMCON (Comparator Control) |
| OSCCON (Oscillator Control) |
| RCON (Reset Control) |
| Reset |
| Brown-out Reset (BOR) 89 |
| Configuration Mismatch 89 |
| MCLR Reset 88 |
| Power-on Reset (POR) 88 |
| Software RESET Instruction (SWR)88 |
| Watchdog Time-out Reset (WDTR) 89 |
| RTCC |
| Alarm |
| Configuring |
| Mask Settings |
| Operation 400 |
| Calibration |
| Write Lock478 |
| S |
| Selecting A/D Conversion Clock 506 |
| Selecting the Voltage Reference Source |
| Serial Peripheral Interface (SPI) |
| 439, 467, 555 |
| Setup for Continuous Output Pulse Generation |
| Setup for Single Output Pulse Generation |
| Sleep Mode |
| and FSCM Delay530 |
| Clock Selection on Wake-up from529 |
| Delay on Wake-up from529 |
| Delay Times for Exit |
| Slow Oscillator Start-up |
| Software Simulator (MPLAB SIM) |
| Special Features |
| SPI Error Handling |
| т |
| - |
| Test Access Port (TAP), Controller |
| Timer1 Module |
| Timing Diagrams |
| 10-bit A/D Conversion (CHPS = 01, |
| SIMSAM = 0, ASAM = 0, SSRC = 000) |
| I2Cx Bus Data (Master Mode)617 I2Cx Bus Data (Slave Mode)619 |
| I2Cx Bus Data (Slave Mode) |
| I2Cx Bus Start/Stop Bits (Master Mode) |
| Input Capture (CAPx) |
| input Ouplato (0/11 /) |

 OC/PWM
 610

 Output Compare (OCx)
 609

 Parallel Master Port Write
 627, 628

 Parallel Slave Port
 626

 SPIx Master Mode (CKE = 0)
 611

 SPIx Master Mode (CKE = 1)
 612

 SPIx Slave Mode (CKE = 0)
 613

| 15 |
|----|
| 07 |
| |
| 04 |
| |
| 18 |
| 19 |
| 10 |
| 10 |
| 11 |
| 12 |
| 16 |
| |
| |

U

| UART |
|---|
| Infrared Support 436 |
| IrDA |
| Built-in Encoder and Decoder |
| External Support, Clock Output 436 |
| Operation of UxCTS and UxRTS Control Pins 436 |
| Receiving |
| 8-bit or 9-bit Data Mode 436 |
| Transmitting |
| Break and Sync Sequence 436 |
| USB |
| Interrupts 298 |
| Operation |
| V |

V

| VDDCORE/VCAP Pin | 576 |
|----------------------------------|-----|
| Voltage Reference Specifications | 600 |
| Voltage Regulator (On-Chip) | 576 |

W

| Watchdog Timer | 561 |
|------------------------|-----|
| Enabling and Disabling | 561 |
| Operation | 561 |
| Period Selection | 561 |
| Prescalers | 562 |
| Resetting | 561 |
| Software Controlled | 561 |
| WWW, On-Line Support | 8 |
| | |



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820