

Calibrated Quad 12-Bit Voltage-Output **D/A Converters**

General Description

The MAX526/MAX527 contain four 12-bit, voltage-output digital-to-analog converters (DACs). Precision output buffer amplifiers are included on-chip to provide voltage outputs. The MAX527 operates with ±5V power supplies, while the MAX526 utilizes -5V and +12V to +15V supplies. Offset, gain, and linearity are factory calibrated to provide the MAX526's 1LSB total unadjusted error (TUE).

These devices feature double-buffered interface logic with a 12-bit input register and a 12-bit DAC register. Data in the DAC register sets the DAC output voltage. The MAX526/MAX527 have an 8-bit-wide data bus. Data is loaded into the input register using two write operations with an 8-bit LSB write load and a 4-bit MSB write load. An asynchronous load DAC (LDAC) input transfers data from the input register to the DAC register. All logic inputs are TTL and CMOS compatible.

The MAX526/MAX527 are available in 24-pin, 300 mil plastic DIP, Ceramic SB, and wide SO packages.


Applications

Minimum Component Count Analog Systems Digital Offset/Gain Adjustment **Arbitrary Function Generators**

Industrial Process Controls

Automatic Test Equipment

Functional Diagram



Features

- ♦ Reference Input Range Includes Ground (C, D grades)
- ♦ Full 12-Bit Performance Without Adjustments
- ♦ 1 LSB Total Unadjusted Error (MAX526)
- ♦ Buffered Voltage Outputs
- ♦ Fast Output Settling 3us for MAX526 5μs for MAX527
- ♦ Double-Buffered Digital Inputs
- ♦ Microprocessor and TTL/CMOS Compatible
- ♦ ±5V Supply Operation (MAX527)


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSBs)
MAX526CCNG	0°C to +70°C	24 Narrow Plastic DIP	±1/2
MAX526DCNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX526CCWG	0°C to +70°C	24 Wide SO	±1/2
MAX526DCWG	0°C to +70°C	24 Wide SO	± 1
MAX526DC/D	0°C to +70°C	Dice*	±1
MAX526CENG	-40°C to +85°C	24 Narrow Plastic DIP	± 1/2
MAX526DENG	-40°C to +85°C	24 Narrow Plastic DIP	±1
MAX526CEWG	-40°C to +85°C	24 Wide SO	±1/2
MAX526DEWG	-40°C to +85°C	24 Wide SO	±1
MAX526CMYG	-55°C to +125°C	24 Narrow Ceramic SB**	± 1/2
MAX526DMYG	-55°C to +125°C	24 Narrow Ceramic SB**	±1

Ordering Information continued on last page.

- Contact factory for dice specifications.
- ** Contact factory for availability and processing to MIL-STD-883.

Pin Configuration



ノレノノメリノレリ

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS - MAX526

71DCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	
VDD to AGND or DGND	0.3V, +17V
Vss to AGND or DGND	7V, to 0.3V
Digital Input Voltage to AGND or DGND0.3V	$V_{1}, V_{DD} + 0.3V_{1}$
VREF to AGND or DGND0.3V	$V_{1}, V_{DD} + 0.3V_{1}$
Vout to AGND or DGND	V _{DD} , V _{SS}
Maximum Current into Any Pin	50mA
Continuous Power Dissipation (T _A = +70°C)	
Plastic DIP (derate 13.33mW/°C above +70°C)	733mW

Wide SO (derate 11.76mW/°C above +70)°C)647mW
Ceramic SB (derate 14.29mW/°C above -	+70°C)1143mW
Operating Temperature Ranges:	
MAX526_C_G	0°C to +70°C
MAX526_E_G	40°C to +85°C
MAX526_MYG	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS - MAX526

(VDD = +15V, VSS = -5V, VREF = 10V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE	- ANALOG SECTI	ON (R _L = 5kΩ, C _L = 100pF)						
Resolution	N	1		±12			Bits	
		MAX526C	T _A = +25°C	±1.				
		MAX526D	TA = +25°C			±2.0	1	
İ		MAX526CC				±2.0	Ī	
Total Unadjusted Error	TUE	MAX526DC				±3.0	LSB	
(Note 1)	IUE	MAX526CE				±2.5	LOD	
		MAX526DE			,	±3.5	1	
		MAX526CM				±3.0	1	
		MAX526DM				±4.0	1	
		MAX526C			±0.15	±0.50	1.00	
Integral Nonlinearity	INL	MAX526D				±1	LSB	
Differential Nonlinearity	DNL	Guaranteed monotonic				±1	LSB	
		MAX526C	T 0500			±1.0	· · · · · · ·	
	1	MAX526D	$T_A = +25^{\circ}C$			±2.0	1	
		MAX526CC				±2.0	LSB	
011		MAX526DC				±3.0		
Offset Error		MAX526CE				±2.5	FSB	
		MAX526DE				±3.5		
		MAX526CM MAX526DM				±3.0		
						±4.0		
		MAX526_C/E/M, R _L = ∞				±1.0		
Gain Error		MAX526_C/E				±1.5	LSB	
		MAX526_M				±2.0	1	
	ΔGain/ΔV _{DD}	V _{DD} from +10.8V to +16.5V			±0.001	±0.01		
D 0 1 D''	ΔGain/ΔVss	Vss from -4.5V to -5.5V	- OF00		±0.001	±0.01	1	
Power-Supply Rejection	ΔOffset/ΔV _{DD}	V _{DD} from +10.8V to +16.5V	$T_A = +25^{\circ}C$		±0.007	±0.075	LSB/%	
	ΔOffset/ΔVss	Vss from -4.5V to -5.5V			±0.003	±0.03	03	
MATCHING PERFORMAN	CE	,						
Total Unadjusted Error	TUE	MAX526C T _A = +25°C				±1.0	LSB	
(Note 1)	TUE	MAX526D	1A = +25°C			±2.0	LSB	
Gain Error			T _A = +25°C		0.1	±1.0	LSB	
Officet Error		MAX526C	T _A = +25°C		0.5	±1.0	LSB	
Offset Error		MAX526D	1A = +25°C		0.5	±2.0	LOB	
Integral Nonlinearity	INL		T _A = +25°C		0.2	±1.0	LSB	

ELECTRICAL CHARACTERISTICS – MAX526 (continued)

(VDD = +15V, VSS = -5V, VREF = 10V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT (Note 2)						,	
Reference Input Range	REF			0		V _{DD} - 4	V
Reference Input Resistance	RREF		_	5			kΩ
MULTIPLYING MODE PERFO	RMANCE						
Reference 3dB Bandwidth					700	i	kHz
Deference Foodtbrough		Input code = all 0s	VREF = 10Vp-p at 400HZ		-100		dB
Reference Feedthrough		Input code = all os	VREF = 10Vp-p at 4000HZ		-82	_	ab
Total Harmonic Distortion plus Noise	THD+N	VREF = 2V _{p-p} at 50kH	Hz	<u> </u>	0.012		%
DIGITAL INPUTS						1	
Input High Voltage	VINH			2.4			
Input Low Voltage	VINL	ļ				0.8	V
Input Leakage Current_	IIN	V _{IN} = 0V or V _{DD}	_			1.0	μΑ
Input Capacitance	C _{IN}	(Note 3)				10	рF
DYNAMIC PERFORMANCE	$(R_L = 5k\Omega, C_L$	= 100pF)				ī	
Voltage-Output Slew Rate				_	5		V/µs
Output Settling Time	<u> </u>	To ±1/2LSB of full sca	ale	ļ	3		μs
Digital Feedthrough					5		nV-s_
Digital Crosstalk			<u>.</u> .		5		n <u>V-s</u>
POWER SUPPLIES				_			
Positive Supply Range	V _{DD}			10.8		16.5	V
Negative Supply Range	V _{SS}			-4.5		-5.5	V
Positive Supply Current	IDD	(Note 4)	T _A = +25°C		11	<u>20</u> 28	mA
Negative Supply Current	Iss	(Note 4)	T _A = +25°C		8	18 26	mA

Note 1: TUE is specified with no resistive load.

Note 2: See Reference Input section.

Note 3: Guaranteed by design. Not production tested.

Note 4: Digital inputs at 2.4V; with digital inputs at 0V, IDD decreases typically by 1.5mA at +25°C.

 $\begin{array}{l} \textbf{TIMING CHARACTERISTICS - MAX526} \\ \text{(VDD = +15V, VSS = -5V, VREF = 10V, AGND = DGND = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)} \end{array}$

PARAMETER	SYMBOL	CONDITIONS	MIN TY	P MAX	UNITS
CS Pulse Width	tcs		100		ns
WR Pulse Width	twR		100		_ ns
CS to WR Setup	tcws	_			ns_
CS to WR Hold	towh		0		ns
Data Valid to WR Setup	tos		75		ns
Data to WR Hold	t _{DH}		10		ns
LDAC Pulse Width	tLDAC		120		ns
Address to WR Setup	tas		25		ns
Address to WR Hold	t _{AH}		0		ns

ABSOLUTE MAXIMUM RATINGS - MAX527

-0.3V, +12V
-7V, to 0.3V
$V_{DD} + 0.3V$
V _{DD} + 0.3V
V _{DD} , V _{SS}
50mA
733mW

Wide SO (derate 11.76mW/°C above +70	
Ceramic SB (derate 14.29mW/°C above +	-70°C)1143mW
Operating Temperature Ranges:	
MAX527_C_G	0°C to +70°C
MAX527_E_G	40°C to +85°C
MAX527_MYG	55°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS – MAX527

 $(V_{DD} = +5V, V_{SS} = -5V, VREF = 2.5V, AGND = DGND = 0V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Integral Nonlinearity INL MAX527C	PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Integral Nonlinearity	STATIC PERFORMANCE -	ANALOG SECTI	ON (R _L = 5kΩ, C _L = 100pF)					
Integral Nonlinearity	Resolution	N			12			Bits
MAX527D	Integral Nanlinearity	INII	MAX527C			±0.15	±0.50	1.00
MAX527C	ntegral Nonlinearity	INL	MAX527D				±1	LSB
MAX527D	Differential Nonlinearity	DNL	Guaranteed monotonic				±1	LSB
MAX527DC			MAX527C	T 0E9C			±3	
Offset Error MAX527DC ±9 mV MAX527DE ±11 mV MAX527DM ±9 ±15 MAX527DM ±15 ±1.0 MAX527_CR, RL = ∞ ±1.0 ±1.0 MAX527_C max527_C ±2.0 ±2.0 MAX527_E ±2.5 ±3.0 Power-Supply Rejection ΔGain/ΔVDD VDD from +4.5V to +5.5V ±0.002 ±0.02 ±0.002 ±0.02 AGain/ΔVSS VSs from -4.5V to -5.5V ±0.005 ±0.05 ±0.005 ±0.05 ±0.005 ±0.05 MATCHING PERFORMANCE TA = +25°C 0.1 ±1.0 LSR Gain Error MAX527C TA = +25°C 0.5 ±5 LSR (Note 1) MAX527D TA = +25°C 0.5 ±5 LSR Integral Nonlinearity INL TA = +25°C 0.5 ±10 LSR Reference Input Range REF Note 2 0 VDD - 2.20 V			MAX527D	TA = +25 C			±6	1
Offset Error MAX527CE ±7 mV MAX527DE ±11 mV MAX527CM ±9 mAX527DM ±15 MAX527_DM ±15 mAX527_M, RL = ∞ ±1.0 MAX527_M, RL = ∞ ±1.0 mAX527_D ±2.0 MAX527_E ±2.5 mAX527_D ±3.0 Power-Supply Rejection ΔGain/ΔVss Vss from -4.5V to +5.5V ±0.002 ±0.02 ±0.002 ±0.02 ΔOffset/ΔVDD VDp from +4.5V to +5.5V ±0.002 ±0.05 ±0.005 ±0.05 LSB/D MATCHING PERFORMANCE TA = +25°C 0.1 ±1.0 LSB/D Gain Error MAX527C TA = +25°C 0.5 ±5 LSB/D Offset Error MAX527D TA = +25°C 0.5 ±1 LSB/D Note 1) INL TA = +25°C 0.5 ±1 LSB/D Reference Input Range REF Note 2 0 VDD - 2.20 V			MAX527CC				±6	1
MAX527CE	Officet France		MAX527DC				±9	
MAX527CM	Diffset Error		MAX527CE				±7	mv
MAX527DM			MAX527DE				±11	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			MAX527CM				±9	1
MAX527_M, R _L = ∞		İ	MAX527DM				±15	1
MAX527_C			MAX527_C/E, R _L = ∞				±1.0	
MAX527_E			MAX527_M, R _L = ∞				±1.0	
MAX527_M	Gain Error		MAX527_C				±2.0	LSB
$ \frac{\Delta \text{Gain}/\Delta V_{DD}}{\Delta \text{Gain}/\Delta V_{SS}} = \frac{V_{DD} \text{ from } +4.5 \text{V to } +5.5 \text{V}}{V_{DD} \text{ from } +4.5 \text{V to } +5.5 \text{V}} = \frac{\pm 0.002 \pm 0.02}{\pm 0.002 \pm 0.02} = \frac{\pm 0.002 \pm 0.02}{\pm 0.002 \pm 0.05} = \frac{\pm 0.002 \pm 0.02}{\pm 0.005 \pm 0.02} = \pm$			MAX527_E				±2.5	
$ \frac{\Delta \text{Gain}/\Delta \text{Vgs}}{\Delta \text{Offset}/\Delta \text{VpD}} = \frac{V_{\text{SS}} \text{ from -4.5V to -5.5V}}{V_{\text{DD}} \text{ VpD from +4.5V to +5.5V}} = \frac{\pm 0.002 \pm 0.02}{\pm 0.005 \pm 0.05} = \frac{\pm 0.002 \pm 0.02}{\pm 0.005 \pm 0.05} = \frac{\pm 0.002 \pm 0.02}{\pm 0.005 \pm 0.05} = \frac{\pm 0.005 \pm 0.05}{\pm 0.005} = \frac{\pm 0.005 \pm 0.005}{\pm 0.005} = \pm $			MAX527_M				±3.0	
$ \frac{\Delta \text{Offset/}\Delta \text{V}_{DD}}{\Delta \text{Offset/}\Delta \text{V}_{DD}} = \frac{\Delta \text{Offset/}\Delta \text{V}_{DD}}{\Delta \text{Offset/}\Delta \text{V}_{SS}} = \frac{\Delta \text{Offset/}\Delta \text{V}_{DS}}{\nabla \text{V}_{SS}} = \frac{\Delta \text{Offset/}\Delta \text{V}_{SS}}{\nabla \text{Offset/}\Delta \text{V}_{SS}} = \frac{\Delta \text{Offset/}\Delta \text{V}_{SS}}{\nabla \text{V}_{SS}} = \frac{\Delta \text{Offset/}\Delta \text{V}_{SS}}{\nabla \text{Offset/}\Delta \text{V}_{SS}} = \frac{\Delta \text{Offset/}\Delta \text{V}_{SS}}{\nabla Of$		ΔGain/ΔV _{DD}	V _{DD} from +4.5V to +5.5V			±0.002	±0.02	
$ \frac{\Delta \text{Offset/}\Delta \text{V}_{DD}}{\Delta \text{Offset/}\Delta \text{V}_{SS}} = \frac{V_{DD} \text{ from } +4.5 \text{V to } +5.5 \text{V}}{\Delta \text{Offset/}\Delta \text{V}_{SS}} = \frac{\pm 0.005 \pm 0.05}{\pm 0.005} = \frac{\pm 0.005 \pm 0.05}{\pm 0.005} = \frac{10.005 \pm 0.005}{\pm	Power-Supply Rejection	ΔGain/ΔV _{SS}	Vss from -4.5V to -5.5V	T4 - +25°C		±0.002	±0.02	I SR/%
MATCHING PERFORMANCE Gain Error TA = +25°C 0.1 ±1.0 LSR LSR Offset Error Note 1) MAX527C TA = +25°C 0.5 ±5 LSR LSR Integral Nonlinearity INL TA = +25°C 0.2 ±1.0 LSR LSR REFERENCE INPUT (Note 2) Reference Input Range REF Note 2 0 VDD - 2.20 V	-ower-supply nejection	ΔOffset/ΔV _{DD}	V _{DD} from +4.5V to +5.5V	1A = +25 C		±0.005	±0.05	LSB/%
Gain Error TA = +25°C 0.1 ±1.0 LSR LSR Offset Error (Note 1) MAX527C TA = +25°C 0.5 ±5 LSR LSR Integral Nonlinearity INL TA = +25°C 0.2 ±1.0 LSR LSR REFERENCE INPUT (Note 2) Reference Input Range REF Note 2 0 VDD - 2.20 V		ΔOffset/ΔVss	Vss from -4.5V to -5.5V			±0.005	±0.05	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MATCHING PERFORMANC	Ē						
Note 1) MAX527D Ta = +25°C 0.5 ± 10 LSE Integral Nonlinearity INL Ta = +25°C 0.2 ± 1.0 LSE REFERENCE INPUT (Note 2) Reference Input Range REF Note 2 0 VDD - 2.20 V	Gain Error			T _A = +25°C		0.1	±1.0	LSB
MAX527D 0.5 ±10	Offset Error		MAX527C	TA = 125°C		0.5	±5	LCD
REFERENCE INPUT (Note 2) Reference Input Range REF Note 2 0 V _{DD} - 2.20 V	Note 1)		MAX527D	1A = +25 C		0.5	±10	LSB
Reference Input Range REF Note 2 0 V _{DD} - 2.20 V				$T_A = +25^{\circ}C$		0.2	±1.0	LSB
Reference Input Resistance RREF 5 kΩ			Note 2			Vı	OD - 2.20	
	Reference Input Resistance	RREF			5			kΩ

ELECTRICAL CHARACTERISTICS (continued) – MAX527

(VDD = +5V, VSS = -5V, VREF = +2.5V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
MULTIPLYING MODE PERF	ORMANCE						
Reference 3dB Bandwidth					700		kHz
Reference Feedthrough		400Hz			-100		dB
neierence reedimougn		4000Hz			-82		l ub
Total Harmonic Distortion plus Noise	THD+N	VREF = 850mV	_{p-p} at 100kHz		0.024		%
DIGITAL INPUTS							
Input High Voltage	VINH			2.4			V
Input Low Voltage	VINL					0.8	V
Input Leakage Current	liN	$V_{IN} = 0V \text{ or } V_{DI}$	<u> </u>	i		1.0	μА
Input Capacitance	CIN	(Note 3)				10	pF
DYNAMIC PERFORMANCE	(R _L = $5k\Omega$, C _L	= 100pF)		_			
Voltage-Output Slew Rate					3		V/µs
Output Settling Time		To ±1/2LSB of f	ull scale		5		μs
Digital Feedthrough					5		nV-s
Digital Crosstalk					5		nV-s
POWER SUPPLIES							
Positive Supply Range	V _{DD}			4.75		5.5	V
Negative Supply Range	V _{SS}			-4.5		-5.5	V
Desitive Cumply Current	les	(Note 4)	T _A = +25°C		5.5	12	mA
Positive Supply Current	IDD	(14018 4)			-	18	1 MA
Negative Supply Current	Iss	(Note 4)	T _A = +25°C		3.6	10	mA
negative Supply Current	188	(140(8 4)				16	"

Note 1: TUE is specified with no resistive load.

Note 2: See Reference Input section.

Note 3: Guaranteed by design. Not production tested.

Note 4: Digital inputs at 2.4V.


TIMING CHARACTERISTICS - MAX527


(VDD = +5V, VSS = -5V, VREF = +2.5V, AGND = DGND = 0V, TA = TMIN to TMAX, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	MIN T	P MAX	UNITS
ČŠ Pulse Width	tcs	MAX527_C/E	180		ns
C3 Fuise Width	ics	MAX527_M	200		1
WR Pulse Width.	twn	MAX527_C/E	180		ns
Wh ruise Widii.	IVVR	MAX527_M	200		115
CS to WR Setup	tcws		0		ns
ĈŜ to WR Hold	tcwh		0		ns
Data Valid to WR Setup	tDS		75		ns
Data to WR Hold	tbh		0	_	ns
LDAC Pulse Width	tldac	MAX527_C/E	120		ns
	LUAC	MAX527_M	150		
Address to WR Setup	tas		25		ns
Address to WR Hold	t _{AH}		0		ns


Typical Operating Characteristics


MAX526



















Typical Operating Characteristics (continued)



1ms/div TOP: REFERENCE IN 5V/div BOTTOM: VOUTA 100µV/div INPUT CODE – ALL 0s


TOP: REFERENCE IN 5V/div BOTTOM: VOUTA 200µV/div INPUT CODE – ALL Os

MAX526 POSITIVE SETTLING TIME TO FULL-SCALE STEP – ALL BITS OFF TO ALL BITS ON




VREF = 10V, $C_L = 100pF$ $R_L = 5k\Omega$

MAX526 NEGATIVE SETTLING TIME TO FULL-SCALE STEP – ALL BITS ON TO ALL BITS OFF




VREF - 10V, CL = 100pF, RL - 5kΩ

MAX526 DYNAMIC RESPONSE ALL BITS OFF, ON, OFF



 $V_{DD} = +15V$, $V_{SS} = -5V$, VREF = 10V, $C_L = 100pF$, $R_L = 5k\Omega$


MAX526 DIGITAL FEEDTHROUGH (GLITCH IMPULSE)





TOP: DIGITAL TRANSITION ON ALL DATA BITS 5V/div BOTTOM: DAC OUPUT WITH WR HIGH 50mV/div


Typical Operating Characteristics























Typical Operating Characteristics (continued)




MAX527 POSITIVE SETTLING TIME TO FULL-SCALE STEP-ALL BITS OFF TO ALL BITS ON



 $C_L = 100 pF$, $R_L = 5 k\Omega$, VREF = 2.5 V




MAX527 REFERENCE FEEDTHROUGH AT 4000Hz




TOP: REFERENCE IN 5V/div BOTTOM: Vouta 50µV/div INPUT CODES - ALL 0s

MAX527 NEGATIVE SETTLING TIME TO FULL-SCALE STEP-ALL BITS ON TO ALL BITS OFF



MAX527 DIGITAL FEEDTHROUGH (GLITCH IMPULSE)



TOP: DIGITAL TRANSITION ON ALL DATA BITS 5V/div BOTTOM: DAC OUPUT WITH WR HIGH 50mV/div

Pin Description

		Pin Description
PIN	NAME	FUNCTION
_1	Voutc	DAC C Output Voltage
2	VOUTB	DAC B Output Voltage
3	Vouta	DAC A Output Voltage
4	Vss	Negative Power Supply
5	AGND	Analog Ground
6	VREFAB	Reference Voltage Input for DAC A and DAC B
7	DGND	Digital Ground
8	LDAC	Load DAC Input (active low). Driving this asynchronous input low transfers the con- tents of each input register to its respec- tive DAC register.
9	D7	Data Bit 7
10	D6	Data Bit 6
	D5	Data Bit 5
12	D4	Data Bit 4
13	D11/D3	Data Bit 11 (MSB) if CSMSB is low and CSLSB is high. Data Bit 3 (MSB) if CSMSB is high and CSLSB is low.
14	D10/D2	Data Bit 10 (MSB) if CSMSB is low and CSLSB is high. Data Bit 2 (MSB) if CSMSB is high and CSLSB is low.
15	D9//D1	Data Bit 9 (MSB) if CSMSB is low and CSLSB is high. Data Bit 1 (MSB) if CSMSB is high and CSLSB is low.
16	D8/D0	Data Bit 8 (MSB) if CSMSB is low and CSLSB is high. Data Bit 0 (MSB) if CSMSB is high and CSLSB is low.
17	A1	DAC Address Select Bit (MSB)
18	A0	DAC Address Select Bit (LSB)
19	VREFCD	Reference Voltage Input for DAC C and DAC D
20	WR	Write Input (active low). WR along with CSMSB and CSLSB load data into the DAC input register selected by A1 and A0.
21	CSLSB	Chip Select for LS Byte (active low). Selects the lower 8 bits of the addressed input register.
22	CSMSB .	Chip Select for MS Nibble (active low). Selects the upper 4 bits of the addressed input register.
23	V _{DD}	Positive Supply Voltage
24	Voutd	DAC D Output Voltage

Detailed Description Analog Section

The MAX526/MAX527 contain four voltage output DACs. The DACs are "inverted" R-2R ladder networks that convert 12-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltages. The MAX526/MAX527 have two reference inputs: one shared by DAC A and DAC B (VREFAB), and the other shared by DAC C and DAC D (VREFCD). These inputs allow different full-scale output voltage ranges for each pair of DACs (Figure 1).




Figure 1. Simplified DAC Circuit Diagram

Reference Input

The MAX526/MAX527 can be used for multiplying applications. The reference accepts both DC and AC signals. The voltage at each VREF input sets the full-scale output voltages for its respective DACs. The input impedance of the VREF inputs are code dependent, with the lowest value (typically $6k\Omega$ for VREFAB or VREFCD) occuring when the input code is 0101 0101 0101. The maximum value, typically $60k\Omega$, occurs when the input code is 0000 0000 0000. Since the input impedance at VREF is code dependent, load regulation of the reference used is important.

The guaranteed minimum input impedance of each reference input of the MAX526/MAX527 is $5k\Omega$. When the reference inputs are driven from the same source, the minimum impedance that must be driven by the reference source is $2.5k\Omega$. A voltage reference such as the MAX674 would typically deviate by 0.165LSB (0.33LSB worst case) when simultaneously driving both MAX526 reference inputs at 10V. Improve accuracy by driving VREFAB and VREFCD separately or by using a reference with excellent accuracy and superior load regulation, such as the MAX676/MAX677/MAX678.

Using an op amp to buffer the reference is another way to obtain high accuracy. The closed-loop output impedance of the op amp should be kept below 0.05Ω . This ensures errors of less than 0.08LSB when driving both reference inputs simultaneously. The MAX400 or OP07 are suitable for this application. The input capacitance at VREF is also code dependent and typically varies from 125pF to 300pF.

VOUTA-D are represented by a digitally programmable voltage source as:

Vout = (NB x VREF) / 4096

where N_B is the numeric value of the DAC's binary input code (0 to 4095).

Output Buffer Amplifiers

All MAX526/MAX527 voltage outputs are internally buffered by precision unity-gain followers with a typical slew rate of $5V/\mu s$ for the MAX526 and $3V/\mu s$ for the MAX527.

With a full-scale transition at the MAX526 output (0V to $\pm 10V$ or $\pm 10V$ to 0V), the typical settling time to $\pm 1/2LSB$ is $3\mu s$ when loaded with $5k\Omega$ in parallel with 100pF (loads less than $5k\Omega$ degrade performance). Typical output dynamic response and settling performance of the MAX526 output amplifier are shown in the Typical Operating Characteristics section.

With a full-scale transition at the MAX527 output (0V to ± 2.5 V or ± 2.5 V to 0V), the typical settling time to $\pm 1/2$ LSB is $5\mu s$ when loaded with $5k\Omega$ in parallel with ± 100 pF (loads less than $5k\Omega$ degrade performance). Typical output dynamic response and settling performance of the MAX527 output amplifiers are shown in the *Typical Operating Characteristics* section.

Digital Inputs and Interface Logic

Digital inputs are compatible with both TTL and 5V CMOS logic. The MAX526/MAX527 interface with microprocessors using an 8-bit-wide data bus. The double-buffered input structure consists of a 12-bit (8 + 4) input register and a 12-bit DAC register for each of the four DACs.

Each DAC's analog output reflects the data held in its DAC register. Address lines A0 and A1 select which DAC receives data from the data bus, as shown in Table 1. All MAX526/MAX527 control inputs are level-triggered. Figure 2 shows the MAX526/MAX527 input control logic.

Table 1. DAC Addressing

A 1	A 0	SELECTED INPUT REGISTER	
L	L	DAC A Input Register	
L	Н	DAC B Input Register	j
Н	L	DAC C Input Register	
Н	Н	DAC D Input Register	

CSMSB, CSLSB, and WR load from the data bus to the input register selected by A0 and A1. Pulling CSLSB and WR low loads the lower 8 bits of the input register, while CSMSB and WR load the upper 4 bits. The order in which the data is loaded into the input register (i.e. upper 4 bits first or lower 8 bits first) is not important. It is possible to concurrently load the full 12 bits of the input register by pulling CSLSB, CSMSB, and WR low. Note that the same data will be written to the 4MSBs (D11-D8) and the 4LSBs (D3-D0), respectively. If the DACs are configured in the unipolar output mode (see Figure 5 and Table 3), this method can be used to quickly zero the DAC outputs.

Data is latched into the selected input register on the rising edge of \overline{WR} . Alternatively, data will be latched into




Figure 2. Input Control Logic

Table 2. Write-Cycle Truth Table

CSLSB	CSMSB	WR	LDAC	FUNCTION
L_	н	L	Н	Loads LS byte into selected input register
L	<u>H</u>		Н	Latches LS byte into selected input register
	H	L	Н	Latches LS byte into selected input register
H	L	L	Н	Loads MS nibble into selected input register
Н	L		Н	Latches MS nibble into selected input register
Н		L	Н	Latches MS nibble into selected input register
X	Х	Н	L	Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers
X	<u>X</u>	Н		Latches the four DAC registers. Input registers cannot be written to.
Н_	L	L	L	Loads MS nibble into selected input register and loads input registers into DAC registers.
	X	Н	Н	No operation. Device is not selected.
L	L	L	L	Loads all 12 bits of selected input register. Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.
L	<u>L</u>	L	Н	Loads all 12 bits into selected input register.
L	н	L	L	Loads LS byte into selected input register. Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.
Н	Н —	L	L	Transfers data from input registers into DAC registers. DAC outputs reflect data held in their respective input registers.
Н	H	L	Н	No operation




Figure 3. Write-Cycle Timing

the lower 8 bits of the input register on the rising edge of $\overline{\text{CSLSB}}$, and the upper 4 bits will be latched on the rising edge of $\overline{\text{CSMSB}}$.

Data is transferred from all input registers to the DAC registers by pulling $\overline{\text{LDAC}}$ low. This simultaneously updates all four DACs. Since $\overline{\text{LDAC}}$ is asynchronous with respect to $\overline{\text{WR}}$, be sure that incorrect data is not latched to the output. Table 2 shows the truth table for operation of $\overline{\text{WR}}$, $\overline{\text{LDAC}}$, $\overline{\text{CSLSB}}$, and $\overline{\text{CSMSB}}$. Figure 3 shows the MAX526 /MAX527write-cycle timing.

Application Information Ground Management

Digital or AC transient signals between AGND and DGND can create noise at the analog outputs. It is recommended that AGND and DGND be tied together at the DAC and that this point be tied to the highest quality ground available. If separate ground buses are used, two clamp diodes (1N914 or equivalent) should be connected in inverse parallel between AGND and DGND. This will ensure that the two ground pins always remain within one diode drop of each other.

Careful PCB ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Figure 4 shows a suggested circuit-board layout for minimizing crosstalk.

Unipolar Output

In unipolar operation, the output voltages and the reference inputs are the same polarity. Figure 5 shows the MAX526/MAX527 unipolar output circuit. The unipolar output codes are listed in Table 3.

Table 3. Unipolar Code Table

	-		
DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
1111	1111	1111	$+VREF\left(\frac{4095}{4096}\right)$
1000	0000	0001	+VREF $\left(\frac{2049}{4096}\right)$
1000	0000	0000	$+VREF\left(\frac{2048}{4096}\right) = \frac{+VREF}{2}$
0111	1111	1111	+VREF $\left(\frac{2047}{4096}\right)$
0000	0000	0001	$+VREF\left(\frac{1}{4096}\right)$
0000	0000	0000	ov ′




Figure 4. Suggested PCB Layout for Minimizing Crosstalk




Figure 5. Unipolar Output Circuit

Bipolar Output

The MAX526/MAX527 outputs may be configured for bipolar output operation using Figure 6's circuit. One op amp and two resistors are required per channel. With R1=R2:

$$V_{OUT} = VREF ((2N_B / 4096) - 1)$$

where NB is the numeric value of the DAC's binary input code

Table 4 shows the digital code vs. output voltage for the circuit in Figure 6.

Using an AC Reference

In applications where VREF has AC signal components, the MAX526/MAX527 have multiplying capability within the VREF input range specifications. Figure 7 shows a technique for applying a sine wave signal to the reference input where the AC signal is offset before being applied to VREF. Note that VREF must never be more negative than DGND.

Total harmonic distortion plus noise (THD + N) of the MAX526 is typically less than 0.012% with input frequencies up to 35kHz for 5V_{p-p} swing; up to 50kHz for 2V swing. The typical -3dB frequency is 700kHz, as shown in the *Typical Operating Characteristics* graphs.

For the MAX527, THD + N is typically less than 0.024% with input frequencies up to 100kHz, a signal amplitude of 850mV, and a load of 5k Ω in parallel with 100pF. With a 2k Ω load in parallel with 100pF, the MAX527's THD is below 0.024% for input frequencies up to 95kHz.

Table 4. Bipolar Code Table

DAC CO	NTENTS LSB	ANALOG OUTPUT
1111 1	111 1111	$+VREF\left(\frac{2047}{2048}\right)$
1000 00	000 0001	+VREF $\left(\frac{1}{2048}\right)$
1000 00	0000 0000	ov ,
0111 1	111 1111	-VREF $\left(\frac{1}{2048}\right)$
0000 00	000 0001	$ -VREF\left(\frac{1}{2048}\right) $ $ -VREF\left(\frac{2047}{2048}\right) $
0000 00	0000 0000	$-VREF\left(\frac{2048}{2048}\right) = -VREF$

NOTE: $1LSB = (VREF) \left(\frac{1}{4096} \right)$




Figure 6. Bipolar Output Circuit

Offsetting AGND

AGND can be biased above DGND to provide an arbitrary nonzero output voltage for a "0" input code. This application is shown in Figure 8. The output voltage at VOLTA is:

where NB is the numeric value of the DAC's binary input code. Since AGND is common to all four DACs, all outputs will be offset by VBIAS in the same manner. Note that AGND should not be biased more negative than DGND




Figure 7. AC Reference Input Circuit

Supply Voltage and Decoupling

For full MAX526 performance, VDD should be 4V higher than VREF in the 10.8V to 16.5V range. When using the MAX527, VDD should be at least 2.2V higher than VREF in the 4.75V to 5.5V range. Both VDD and VSS supplies should be bypassed with a $4.7\mu F$ capacitor in parallel with a $0.1\mu F$ capacitor to AGND, with short lead lengths as close to the supply pins as possible.




Figure 8. AGND Bias Circuit

Power-Supply Sequencing

On power-up, Vss should come up first, VDD next, followed by VREFAB or VREFCD. If supply sequencing is not possible, tie an external Schottky diode between Vss and AGND as shown in Figure 9.




Figure 9. When V_{SS} and V_{DD} cannot be sequenced, tie a Schottky diode between V_{SS} and AGND.


_Ordering Information (continued)

_ Chip	Topo	grap	hy
--------	------	------	----

PART	TEMP. R	ANGE	PIN-PACKAGE	INL (LSBs)
MAX527CCNG	0°C to +	-70°C	24 Narrow Plastic DIP	± 1/2
MAX527DCNG	0°C to +	-70°C	24 Narrow Plastic DIP	±1
MAX527CCWG	0°C to +	-70°C	24 Wide SO	± 1/2
MAX527DCWG	0°C to +	-70°C	24 Wide SO	±1
MAX527DC/D	0°C to +	-70°C	Dice*	±1
MAX527CENG	-40°C to +	-85°C	24 Narrow Plastic DIP	± 1/2
MAX527DENG	-40°C to +	-85°C	24 Narrow Plastic DIP	±1
MAX527CEWG	-40°C to +	-85°C	24 Wide SO	± 1/2
MAX527DEWG	-40°C to +	-85°C	24 Wide SO	±1
MAX527CMYG	-55°C to +	125°C	24 Narrow Ceramic SB**	± 1/2
MAX527DMYG	-55°C to +	125°C	24 Narrow Ceramic SB**	±1

^{*} Contact factory for dice specifications.

^{**} Contact factory for availability and processing to MIL-STD-883.



SUBSTRATE CONNECTS TO V_{DD}: TRANSISTOR COUNT: 2720.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.