

# DAC101C081/ DAC101C085 10-Bit Micro Power Digital-to-Analog Converter with an I<sup>2</sup>C-Compatible Interface

## **General Description**

The DAC101C081 is a 10-bit, single channel, voltage-output digital-to-analog converter (DAC) that operates from a +2.7V to 5.5V supply. The output amplifier allows rail-to-rail output swing and has an 6µsec settling time. The DAC101C081 uses the supply voltage as the reference to provide the widest dynamic output range and typically consumes 132µA while operating at 5.0V. It is available in 6-lead TSOT and LLP packages and provides three address options (pin selectable).

As an alternative, the DAC101C085 provides nine I<sup>2</sup>C addressing options and uses an external reference. It has the same performance and settling time as the DAC101C081. It is available in an 8-lead MSOP.

The DAC101C081 and DAC101C085 use a 2-wire, I<sup>2</sup>C-compatible serial interface that operates in all three speed modes, including high speed mode (3.4MHz). An external address selection pin allows up to three DAC101C081 or nine DAC101C085 devices per 2-wire bus. Pin compatible alternatives to the DAC101C081 are available that provide additional address options.

The DAC101C081 and DAC101C085 each have a 16-bit register that controls the mode of operation, the power-down condition, and the output voltage. A power-on reset circuit ensures that the DAC output powers up to zero volts. A power-down feature reduces power consumption to less than a microWatt. Their low power consumption and small packages make these DACs an excellent choice for use in battery operated equipment. Each DAC operates over the extended industrial temperature range of -40°C to +125°C.

The DAC101C081 and DAC101C085 are each part of a family of pin compatible DACs that also provide 12 and 8 bit resolution. For 12-bit DACs see the DAC121C081 and DAC121C085. For 8-bit DACs see the DAC081C081 and DAC081C085.

#### **Features**

- Guaranteed Monotonicity to 10-bits
- Low Power Operation: 156 µA max @ 3.3V
- Extended power supply range (+2.7V to +5.5V)
- I<sup>2</sup>C-Compatible 2-wire Interface which supports standard (100kHz), fast (400kHz), and high speed (3.4MHz) modes
- Rail-to-Rail Voltage Output
- Very Small Package

## **Key Specifications**

■ Resolution 10 bits
 ■ INL ±2 LSB (max)
 ■ DNL +0.3 / -0.2 LSB (max)
 ■ Settling Time 6 μs (max)
 ■ Zero Code Error +10 mV (max)
 ■ Full-Scale Error -0.7 %FS (max)

Supply Power

 — Normal
 380 μW (3V) / 730 μW (5V) typ

 — Power Down
 0.5 μW (3V) / 0.9 μW (5V) typ

# **Applications**


- Industrial Process Control
- Portable Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage & Current Sources
- Test Equipment

# **Pin-Compatible Alternatives**

All devices are fully pin and function compatible.

Resolution	TSOT-6 and LLP-6	MSOP-8 Package w/
	Packages	External Reference
12-bit	DAC121C081	DAC121C085
10-bit	DAC101C081	DAC101C085
8-bit	DAC081C081	DAC081C085

# **Connection Diagrams**



V<sub>OUT</sub> - 1 O 6 ADR0

V<sub>A</sub> - 2 **TSOT** 5 SCL

GND - 3 4 SDA

DAC101C081




30052210

I2C® is a registered trademark of Phillips Corporation

# **Ordering Information**

Order Code	Temperature Range	Package	Top Mark
DAC101C081CIMK	-40°C ≤ T <sub>A</sub> ≤ $+125$ °C	TSOT	X85C
DAC101C081CIMKX	-40°C ≤ T <sub>A</sub> ≤ +125°C	TSOT Tape-and-Reel	X85C
DAC101C081CISD	-40°C ≤ T <sub>A</sub> ≤ +125°C	LLP	X88
DAC101C081CISDX	-40°C ≤ T <sub>A</sub> ≤ +125°C	LLP Tape-and-Reel	X88
DAC101C085CIMM	-40°C ≤ T <sub>A</sub> ≤ +125°C	MSOP	X91C
DAC101C085CIMMX	-40°C ≤ T <sub>A</sub> ≤ +125°C	MSOP Tape-and-Reel	X91C
DAC101C08XEB		Evaluation Board	

# **Block Diagram**



30052203

# **Pin Descriptions**

Symbol	Туре	Equivalent Circuit	Description
V <sub>OUT</sub>	Analog Output		Analog Output Voltage.
V <sub>A</sub>	Supply		Power supply input. For the TSOT and LLP versions, this supply is used as the reference. Must be decoupled to GND.
GND	Ground		Ground for all on-chip circuitry.
SDA	Digital Input/Output	PIN Snap D1 Back	Serial Data bi-directional connection. Data is clocked into or out of the internal 16-bit register relative to the clock edges of SCL. This is an open drain data line that must be pulled to the supply $(V_A)$ by an external pull-up resistor.
SCL	Digital Input	GND	Serial Clock Input. SCL is used together with SDA to control the transfer of data in and out of the device.
ADR0	Digital Input, three levels	PIN	Tri-state Address Selection Input. Sets the two Least Significant Bits (A1 & A0) of the 7-bit slave address. (see <i>Table 1</i> )
ADR1	Digital Input, three levels	Snap Back \$41.5k	Tri-state Address Selection Input. Sets Bits A6 & A3 of the 7-bit slave address. (see <i>Table 1</i> )
V <sub>REF</sub>	Supply		Unbufferred reference voltage. For the MSOP-8, this supply is used as the reference. V <sub>REF</sub> must be free of noise and decoupled to GND.
PAD (LLP only)	Ground		Exposed die attach pad can be connected to ground or left floating. Soldering the pad to the PCB offers optimal thermal performance and enhances package selfalignment during reflow.

# Package Pinouts

	V <sub>out</sub>	V <sub>A</sub>	GND	SDA	SCL	ADR0	ADR1	V <sub>REF</sub>	PAD (LLP only)
TSOT	1	2	3	4	5	6	N/A	N/A	N/A
LLP	6	5	4	3	2	1	N/A	N/A	7
MSOP-8	8	6	5	4	3	1	2	7	N/A

# **Absolute Maximum Ratings**

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V <sub>A</sub>	-0.3V to +6.5V
Voltage on any Input Pin	-0.3V to +6.5V
Input Current at Any Pin (Note 3)	±10 mA
Package Input Current (Note 3)	±20 mA
Power Consumption at $T_A = 25^{\circ}C$	See (Note 4)
ESD Susceptibility (Note 5)	
V <sub>A</sub> , GND, V <sub>REF</sub> , V <sub>OUT</sub> ,	
ADR0, ADR1 pins:	
Human Body Model	2500V
Machine Model	250V
Charged Device Model (CDM)	1000V
SDA, SCL pins:	
Human Body Model	5000V
Machine Model	350V
Charged Device Model (CDM)	1000V
Junction Temperature	+150°C

# Operating Ratings (Notes 1, 2)

 $\begin{array}{lll} \text{Operating Temperature Range} & -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C} \\ \text{Supply Voltage, V}_{\text{A}} & +2.7\text{V to } 5.5\text{V} \\ \text{Reference Voltage, V}_{\text{REFIN}} & +1.0\text{V to V}_{\text{A}} \\ \text{Digital Input Voltage (Note 7)} & 0.0\text{V to } 5.5\text{V} \\ \text{Output Load} & 0 \text{ to } 1500 \text{ pF} \\ \end{array}$ 

# **Package Thermal Resistances**

Package	$\theta_{JA}$
6-Lead TSOT	250°C/W
6-Lead LLP	190°C/W
8-Lead MSOP	240°C/W

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

### **Electrical Characteristics**

Storage Temperature

Values shown in this table are design targets and are subject to change before product release.

-65°C to +150°C

The following specifications apply for  $V_A = +2.7V$  to +5.5V,  $V_{REF} = V_A$ ,  $C_L = 200$  pF to GND, input code range 12 to 1011. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}** and all other limits are at  $T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units (Limits)
STATIC P	ERFORMANCE	-	, ,	, ,	
	Resolution			10	Bits (min)
	Monotonicity			10	Bits (min)
INL	Integral Non-Linearity		+0.6	+2	LSB (max)
IINL	integral Non-Linearity		-0.4	-2	LSB (min)
DNII	Differential New Linearity		+0.12	+0.3	LSB (max)
DNL	Differential Non-Linearity		-0.04	-0.2	LSB (min)
ZE	Zero Code Error	I <sub>OUT</sub> = 0	+1.1	+10	mV (max)
FSE	Full-Scale Error	I <sub>OUT</sub> = 0	-0.1	-0.7	%FSR (max)
GE	Gain Error	All ones Loaded to DAC register	-0.2	-0.7	%FSR (max)
ZCED	Zero Code Error Drift		-20		μV/°C
TO 05	Gain Error Tempco	V <sub>A</sub> = 3V	-0.7		ppm FSR/°C
TC GE		V <sub>A</sub> = 5V	-1.0		ppm FSR/°C
ANALOG	OUTPUT CHARACTERISTICS (V <sub>ou</sub>	τ)	'		
		DAC101C085		0	V (min)
	Output Voltage Range(Note 10)	DA01010003		V <sub>REF</sub>	V (max)
	Output Voltage Hange(Note 10)	DAC101C081		0	V (min)
		DAG1010001		$V_A$	V (max)
ZCO	Zara Cada Quitaut	$V_A = 3V, I_{OUT} = 200 \mu A$	1.3		mV
200	Zero Code Output	$V_A = 5V, I_{OUT} = 200 \mu A$	7.0		mV
F00	F # 0     0	V <sub>A</sub> = 3V, I <sub>OUT</sub> = 200 μA	2.984		V
FSO	Full Scale Output	V <sub>A</sub> = 5V, I <sub>OUT</sub> = 200 μA	4.989		V
	Output Short Circuit Current	V <sub>A</sub> = 3V, V <sub>OUT</sub> = 0V, Input Code = FFFh.	56		mA
I <sub>os</sub>	(I <sub>SOURCE</sub> )	V <sub>A</sub> = 5V, V <sub>OUT</sub> = 0V, Input Code = FFFh.	69		mA

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units (Limits)
	Output Short Circuit Current	$V_A = 3V$ , $V_{OUT} = 3V$ , Input Code = 000h.	-52		mA
l <sub>os</sub>	(I <sub>SINK</sub> )	$V_A = 5V$ , $V_{OUT} = 5V$ , Input Code = 000h.	-75		mA
Io	Continuous Output Current (Note 10)	Available on the DAC output		11	mA (max)
C <sub>L</sub>		$R_L = \infty$	1500		pF
	Maximum Load Capacitance	$R_L = 2k\Omega$	1500		pF
Z <sub>OUT</sub>	DC Output Impedance		7.5		Ω
	CE INPUT CHARACTERISTICS- (D	AC101C085 only)	!!		
	Input Range Minimum		0.2	1.0	V (min)
$V_{REF}$	Input Range Maximum			V <sub>A</sub>	V (max)
	Input Impedance		120		kΩ
OGIC INF	PUT CHARACTERISTICS (SCL, SD.	A)			
V <sub>IH</sub>	Input High Voltage			0.7 x V <sub>A</sub>	V (min)
V <sub>IL</sub>	Input Low Voltage			0.3 x V <sub>A</sub>	V (max)
I <sub>IN</sub>	Input Current			±1	μA (max)
C <sub>IN</sub>	Input Pin Capacitance (Note 10)			3	pF (max)
V <sub>HYST</sub>	Input Hysteresis			0.1 x V <sub>A</sub>	V (min)
	PUT CHARACTERISTICS (ADR0, A	DR1)			
V <sub>IH</sub>	Input High Voltage			V <sub>A</sub> - 0.5V	V (min)
V <sub>IL</sub>	Input Low Voltage			0.5	V (max)
I <sub>IN</sub>	Input Current			±1	μA (max)
OGIC OU	TPUT CHARACTERISTICS (SDA)				
V	Output Low Voltage	I <sub>SINK</sub> = 3 mA		0.4	V (max)
$V_{OL}$	Output Low Voltage	I <sub>SINK</sub> = 6 mA		0.6	V (max)
I <sub>oz</sub>	High-Impedence Output Leakage Current			±1	μΑ (max)

Symbol	Parameter	Cond	itions	Typical (Note 9)	Limits (Note 9)	Units (Limits)
POWER R	EQUIREMENTS	1				
$V_A$	Supply Voltage Minimum				2.7	V (min)
	Supply Voltage Maximum				5.5	V (max)
Normal V	Y <sub>OUT</sub> set to midscale. 2-wire interface of	quiet (SCL = SDA = V				
I <sub>ST VA-1</sub>	V <sub>A</sub> <b>DAC101C081</b> Supply Current		$V_A = 2.7V \text{ to } 3.6V$	105	156	μA (max)
			$V_A = 4.5V \text{ to } 5.5V$	132	214	μA (max)
I <sub>ST_VA-5</sub>	V <sub>A</sub> <b>DAC101C085</b> Supply Current		$V_A = 2.7V \text{ to } 3.6V$	86	118	μA (max)
	A 11.7		$V_A = 4.5 \text{V to } 5.5 \text{V}$	98	152	μA (max)
I <sub>ST_VREF</sub>	V <sub>REF</sub> Supply Current		$V_A = 2.7V \text{ to } 3.6V$	37	43	μA (max)
-SI_VHEF	(DAC101C085 only)		$V_A = 4.5V \text{ to } 5.5V$	53	61	μA (max)
$P_{ST}$	Power Consumption		$V_A = 3.0V$	380		μW
「ST (V <sub>A</sub> & V <sub>REF</sub> for DAC101C085)			$V_A = 5.0V$	730		μW
Continuous	Operation 2-wire interface actively	addressing the DAC	<del></del>	C register. (	output unloade	d)
	V <sub>A</sub> <b>DAC101C081</b> Supply Current	f <sub>SCL</sub> =400kHz	$V_A = 2.7V \text{ to } 3.6V$	134	220	μA (max)
I			$V_A = 4.5V \text{ to } 5.5V$	192	300	μA (max)
I <sub>CO_VA-1</sub>		f <sub>SCL</sub> =3.4MHz	$V_A = 2.7V \text{ to } 3.6V$	225	320	μΑ (max)
			$V_A = 4.5V \text{ to } 5.5V$	374	500	μA (max)
	V <b>DA04040005</b> Ourarly Ourard	f <sub>SCL</sub> =400kHz	$V_A = 2.7V \text{ to } 3.6V$	101	155	μΑ (max)
ı			$V_A = 4.5V \text{ to } 5.5V$	142	220	μA (max)
I <sub>CO_VA-5</sub>	V <sub>A</sub> <b>DAC101C085</b> Supply Current	f 2.4MU¬	$V_A = 2.7V \text{ to } 3.6V$	193	235	μA (max)
		f <sub>SCL</sub> =3.4MHz	$V_A = 4.5V \text{ to } 5.5V$	325	410	μA (max)
1	V <sub>REF</sub> Supply Current		$V_A = 2.7V \text{ to } 3.6V$	33.5	55	μA (max)
I <sub>CO_VREF</sub>	(DAC101C085 only)		$V_A = 4.5V \text{ to } 5.5V$	49.5	71.4	μA (max)
		f 400kH=	V <sub>A</sub> = 3.0V	480		μW
Б	Power Consumption	f <sub>SCL</sub> =400kHz	$V_A = 5.0V$	1.06		mW
$P_{CO}$	(V <sub>A</sub> & V <sub>REF</sub> for DAC101C085)	£ 0.4NALI-	V <sub>A</sub> = 3.0V	810		μW
		f <sub>SCL</sub> =3.4MHz	$V_A = 5.0V$	2.06		mW
Power Dow	vn 2-wire interface quiet (SCL = SD/	$A = V_A$ ) after PD mode	written to DAC regis	ter. (output	unloaded)	
	Supply Current	All Power Down	$V_A = 2.7 \text{V to } 3.6 \text{V}$	0.13	1.52	μΑ (max)
I <sub>PD</sub>	(V <sub>A</sub> & V <sub>REF</sub> for DAC101C085)	Modes	$V_A = 4.5 \text{V to } 5.5 \text{V}$	0.15	3.25	μA (max)
	Power Consumption	All Power Down	V <sub>A</sub> = 3.0V	0.5		μW
$P_PD$	(V <sub>A</sub> & V <sub>REF</sub> for DAC101C085)	Modes	$V_A = 5.0V$	0.9		μW

# A.C. and Timing Characteristics

Values shown in this table are design targets and are subject to change before product release.

The following specifications apply for  $V_A = +2.7V$  to +5.5V,  $V_{REF} = V_A$ ,  $R_L = Infinity$ ,  $C_L = 200$  pF to GND. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}** and all other limits are at  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions (Note 13)	Typical (Note 9)	Limits (Notes 9, 13)	Units (Limits)
t <sub>s</sub>	Output Voltage Settling Time (Note 10)	100h to 300h code change $R_L = 2k\Omega$ , $C_L = 200 pF$	4.5	6	μs (max)
SR	Output Slew Rate		1		V/µs
	Glitch Impulse	Code change from 200h to 1FFh	12		nV-sec
	Digital Feedthrough		0.5		nV-sec
	Multiplying Bandwidth(Note 12)	V <sub>REF</sub> = 2.5V ± 0.1Vpp	160		kHz
	Total Harmonic Distortion(Note 12)	V <sub>REF</sub> = 2.5V ± 0.1Vpp input frequency = 10kHz	70		dB
		V <sub>A</sub> = 3V	0.8		µsec
WU	Wake-Up Time	$V_A = 5V$	0.5		µsec
DIGITAL :	TIMING SPECS (SCL, SDA)	A -			, and a
SCL	Serial Clock Frequency	Standard Mode Fast Mode High Speed Mode, $C_b = 100pF$ High Speed Mode, $C_b = 400pF$		100 400 3.4 1.7	kHz (max) kHz (max) MHz (max) MHz (max)
t <sub>LOW</sub>	SCL Low Time	Standard Mode Fast Mode High Speed Mode, $C_b = 100pF$ High Speed Mode, $C_b = 400pF$		4.7 1.3 160 320	μs (min) μs (min) ns (min) ns (min)
HIGH	SCL High Time	Standard Mode Fast Mode High Speed Mode, $C_b = 100pF$ High Speed Mode, $C_b = 400pF$		4.0 0.6 60 120	μs (min) μs (min) ns (min) ns (min)
SU;DAT	Data Setup Time	Standard Mode Fast Mode High Speed Mode		250 100 10	ns (min) ns (min) ns (min)
		Standard Mode		0 3.45	μs (min) μs (max)
	Data Hold Time	Fast Mode		0 0.9	μs (min) μs (max)
HD;DAT		High Speed Mode, C <sub>b</sub> = 100pF		0 70	ns (min) ns (max)
		High Speed Mode, C <sub>b</sub> = 400pF		0 150	ns (min) ns (max)
SU;STA	Setup time for a start or a repeated start condition	Standard Mode Fast Mode High Speed Mode		4.7 0.6 160	μs (min) μs (min) ns (min)
HD;STA	Hold time for a start or a repeated start condition	Standard Mode Fast Mode High Speed Mode		4.0 0.6 160	μs (min) μs (min) ns (min)
BUF	Bus free time between a stop and start condition	Standard Mode Fast Mode		4.7 1.3	μs (min) μs (min)
SU;STO	Setup time for a stop condition	Standard Mode Fast Mode High Speed Mode		4.0 0.6 160	μs (min) μs (min) ns (min)

Symbol	Parameter	Conditions (Note 13)	Typical (Note 9)	Limits (Notes 9, 13)	Units (Limits)
		Standard Mode		1000	ns (max)
		Fast Mode		20+0.1C <sub>b</sub>	ns (min)
		rast wode		300	ns (max)
t <sub>rDA</sub>	Rise time of SDA signal	High Speed Mode, C <sub>b</sub> = 100pF		10	ns (min)
				80	ns (max)
		High Speed Mode, C <sub>b</sub> = 400pF		20	ns (min)
				160	ns (max)
		Standard Mode		250	ns (max)
		Fast Mode		20+0.1C <sub>b</sub>	ns (min)
	_ ,,, ,, ,,			250	ns (max)
fDA	Fall time of SDA signal	High Speed Mode, C <sub>b</sub> = 100pF		10	ns (min)
				80	ns (max)
		High Speed Mode, C <sub>b</sub> = 400pF		20	ns (min)
		•		160	ns (max)
	Rise time of SCL signal	Standard Mode		1000	ns (max)
		Fast Mode		20+0.1C <sub>b</sub>	ns (min)
				300	ns (max)
rCL		High Speed Mode, C <sub>b</sub> = 100pF		10	ns (min)
				40	ns (max)
		High Speed Mode, C <sub>b</sub> = 400pF		20	ns (min)
		Ohana da ud Marala		80	ns (max)
		Standard Mode		1000	ns (max)
	D (00) (	Fast Mode		20+0.1C <sub>b</sub>	ns (min)
	Rise time of SCL signal after a			300	ns (max)
rCL1	repeated start condition and after an acknowledge bit.	High Speed Mode, C <sub>b</sub> = 100pF		10	ns (min)
	acknowledge bit.			80	ns (max)
		High Speed Mode, C <sub>b</sub> = 400pF		20 160	ns (min)
		Standard Mode		300	ns (max)
		Standard Mode			ns (max)
		Fast Mode		20+0.1C <sub>b</sub>	ns (min)
fCL	Fall time of a SCL signal			10	ns (max) ns (min)
†CL	Tall time of a GGE signal	High Speed Mode, $C_b = 100pF$		40	ns (max)
				20	ns (min)
		High Speed Mode, C <sub>b</sub> = 400pF		80	ns (max)
C <sub>b</sub>	Capacitive load for each bus line (SCL and SDA)			400	pF (max)
	Pulse Width of spike suppressed	Fast Mode		50	ns (max)
SP	(Notes 11, 10)	High Speed Mode		10	ns (max)
		Fast Mode	87	270	ns (max)
outz	SDA output delay (see Section 1.9)	High Speed Mode	38	60	ns (max)

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds 5.5V or is less than GND, the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.

Note 4: The absolute maximum junction temperature  $(T_J max)$  for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_J max$ , the junction-to-ambient thermal resistance  $(\theta_{JA})$ , and the ambient temperature  $(T_A)$ , and can be calculated using the formula  $P_D MAX = (T_J max - T_A) / \theta_{JA}$ . The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed).

Note 5: Human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor. Machine model is a 220 pF capacitor discharged through 0  $\Omega$ . Charge device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

Note 6: Reflow temperature profiles are different for lead-free packages.

Note 7: The inputs are protected as shown below. Input voltage magnitudes up to 5.5V, regardless of V<sub>A</sub>, will not cause errors in the conversion result. For example, if V<sub>A</sub> is 3V, the digital input pins can be driven with a 5V logic device.



Note 8: To guarantee accuracy, it is required that V<sub>A</sub> and V<sub>REF</sub> be well bypassed.

Note 9: Typical figures are at T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 11: Spike suppression filtering on SCL and SDA will supress spikes that are less than 50ns for standard-fast mode and less than 10ns for hs-mode.

Note 12: Applies to the Multiplying DAC configuration. In this configuration, the reference is used as the analog input. The value loaded in the DAC Register will digitally attenuate the signal at Vout.

Note 13: C<sub>b</sub> refers to the capacitance of one bus line. C<sub>b</sub> is expressed in pF units.

## **Specification Definitions**

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB, which is  $V_{\rm RFF}$  / 1024 =  $V_{\Delta}$  / 1024.

**DIGITAL FEEDTHROUGH** is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC output is not updated. It is measured with a full-scale code change on the data bus.

**FULL-SCALE ERROR** is the difference between the actual output voltage with a full scale code (FFFh) loaded into the DAC and the value of  $V_A$  x 1023 / 1024.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as GE = FSE - ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.

**GLITCH IMPULSE** is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the Electrical Tables.

**LEAST SIGNIFICANT BIT (LSB)** is the bit that has the smallest value or weight of all bits in a word. This value is

$$LSB = V_{RFF} / 2^n$$

where  $V_{\text{REF}}$  is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 10 for the DAC101C081.

MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output stability maintained.

**MONOTONICITY** is the condition of being monotonic, where the DAC has an output that never decreases when the input code increases.

**MOST SIGNIFICANT BIT (MSB)** is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of  $V_{\Delta}$ .

**MULTIPLYING BANDWIDTH** is the frequency at which the output amplitude falls 3dB below the input sine wave on  $V_{\mathsf{RFFIN}}$  with a full-scale code loaded into the DAC.

**POWER EFFICIENCY** is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents is the power consumed by the device without a load.

**SETTLING TIME** is the time for the output to settle to within 1/2 LSB of the final value after the input code is updated.

**TOTAL HARMONIC DISTORTION (THD)** is the measure of the harmonics present at the output of the DACs with an ideal sine wave applied to  $V_{\mathsf{RFFIN}}$ . THD is measured in dB.

**WAKE-UP TIME** is the time for the output to exit power-down mode. This time is measured from the rising edge of SCL during the ACK bit of the lower data byte to the time the output voltage deviates from the power-down voltage of 0V.

**ZERO CODE ERROR** is the output error, or voltage, present at the DAC output after a code of 000h has been entered.

# **Transfer Characteristic**




FIGURE 1. Input / Output Transfer Characteristic

# **Timing Diagrams**








FIGURE 2. Serial Timing Diagram


# **Typical Performance Characteristics** $V_{REF} = V_A$ , $f_{SCL} = 3.4 MHz$ , $T_A = 25$ °C, Input Code Range 12 to 1011, unless otherwise stated.


















www.national.com


11

























30052233



## Total Supply Current vs. Temperature @ $V_A = 3V$



30052232



30052234

13

# 1.0 Functional Description

#### 1.1 DAC SECTION

The DAC101C081 is fabricated on a CMOS process with an architecture that consists of switches and resistor strings that are followed by an output buffer.

For simplicity, a single resistor string is shown in *Figure 3*. This string consists of 1024 equal valued resistors with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. The input coding is straight binary with an ideal output voltage of:

$$V_{OUT} = V_{REF} x (D / 1024)$$

where D is the decimal equivalent of the binary code that is loaded into the DAC register. D can take on any integer value between 0 and 1023. This configuration guarantees that the DAC is monotonic.




FIGURE 3. DAC Resistor String

#### **1.2 OUTPUT AMPLIFIER**

The output amplifier is rail-to-rail, providing an output voltage range of 0V to  $V_{\rm A}$  when the reference is  $V_{\rm A}$ . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and  $V_{\rm A}$ , in this case). For this reason, linearity is specified over less than the full output range of the DAC. However, if the reference is less than  $V_{\rm A}$ , there is only a loss in linearity in the lowest codes. The output capabilities of the amplifier are described in the Electrical Tables.

The output amplifiers are capable of driving a load of  $2 \text{ k}\Omega$  in parallel with 1500 pF to ground or to  $V_A$ . The zero-code and full-scale outputs for given load currents are available in the Electrical Characteristics Table.

#### 1.3 REFERENCE VOLTAGE

The DAC101C081 uses the supply  $(V_A)$  as the reference. With that said,  $V_A$  must be treated as a reference. The Analog output will only be as clean as the reference  $(V_A)$ . It is recommended that the reference be driven by a voltage source with low output impedance.

The DAC101C085 comes with an external reference supply pin ( $V_{\text{REF}}$ ). For the DAC101C085, it is important that  $V_{\text{REF}}$  be kept as clean as possible.

The Applications section describes a handful of ways to drive the reference appropriately. Refer to Section 2.1 for details.

#### 1.4 SERIAL INTERFACE

The I2C-compatible interface operates in all three speed modes. Standard mode (100kHz) and Fast mode (400kHz) are functionally the same and will be referred to as Standard-Fast mode in this document. High-Speed mode (3.4MHz) is an extension of Standard-Fast mode and will be referred to as Hs-mode in this document. The following diagrams describe the timing relationships of the clock (SCL) and data (SDA) signals. Pull-up resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed.

#### 1.4.1 Basic I2C Protocol


The I<sup>2</sup>C interface is bi-directional and allows multiple devices to operate on the same bus. To facilitate this bus configuration, each device has a unique hardware address which is referred to as the "slave address." To communicate with a particular device on the bus, the controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit. If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled high. ACKs also occur on the bus when data is being transmitted. When the

master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a Stop condition on the bus.

All communication on the bus begins with either a Start condition or a Repeated Start condition. The protocol for starting the bus varies between Standard-Fast mode and Hs-mode. In Standard-Fast mode, the master generates a Start condition by driving SDA from high to low while SCL is high. In Hs-mode, starting the bus is more complicated. Please refer to section 1.4.3 for the full details of a Hs-mode Start condition. A Repeated Start is generated to either address a different device, or switch between read and write modes. The master generates a Repeated Start condition by driving SDA low while SCL is high. Following the Repeated Start, the master sends out the slave address and a read/write bit as shown in Figure 4. The bus continues to operate in the same speed mode as before the Repeated Start condition.

All communication on the bus ends with a Stop condition. In either Standard-Fast mode or Hs-Mode, a Stop condition occurs when SDA is pulled from low to high while SCL is high. After a Stop condition, the bus remains idle until a master generates a Start condition.

Please refer to the Phillips I<sup>2</sup>C<sup>®</sup> Specification (Version 2.1 Jan, 2000) for a detailed description of the serial interface.



\*Note: In continuous mode, this bit must be an ACK from the data receiver. Immediately preceding a STOP condition, this bit must be a NACK from the master.

30052211

FIGURE 4. Basic Operation.

#### 1.4.2 Standard-Fast Mode

In Standard-Fast mode, the master generates a start condition by driving SDA from high to low while SCL is high. The Start condition is always followed by a 7-bit slave address and a Read/Write bit. After these eight bits have been transmitted by the master, SDA is released by the master and the DAC101C081 either ACKs or NACKs the address. If the slave address matches, the DAC101C081 ACKs the master. If the address doesn't match, the DAC101C081 NACKs the master. For a **write** operation, the master follows the ACK by sending the upper eight data bits to the DAC101C081. Then the DAC101C081 ACKs the transfer by driving SDA low. Next, the lower eight data bits are sent by the master. The DAC101C081 then ACKs the transfer. At this point, the DAC

output updates to reflect the contents of the 16-bit DAC register. Next, the master either sends another pair of data bytes, generates a Stop condition to end communication, or generates a Repeated Start condition to communicate with another device on the bus.

For a **read** operation, the DAC101C081 sends out the upper eight data bits of the DAC register. This is followed by an ACK by the master. Next, the lower eight data bits of the DAC register are sent to the master. The master then produces a NACK by letting SDA be pulled high. The NACK is followed by a master-generated Stop condition to end communication on the bus, or a Repeated Start to communicate with another device on the bus.

#### 1.4.3 High-Speed (Hs) Mode

For Hs-mode, the sequence of events to begin communication differ slightly from Standard-Fast mode. *Figure 5* describes this in further detail. Initially, the bus begins running in Standard-Fast mode. The master generates a Start condition and sends the 8-bit Hs master code (00001XXX) to the DAC101C081. Next, the DAC101C081 responds with a NACK. Once the SCL line has been pulled to a high level, the master switches to Hs-mode by increasing the bus speed and generating a Repeated Start condition (driving SDA low while SCL is pulled high). At this point, the master sends the slave

address to the DAC101C081, and communication continues as shown above in the "Basic Operation" Diagram (see *Figure*  $_{\Delta}$ )

When the master generates a Repeated Start condition while in Hs-mode, the bus stays in Hs-mode awaiting the slave address from the master. The bus continues to run in Hs-mode until a Stop condition is generated by the master. When the master generates a Stop condition on the bus, the bus must be started in Standard-Fast mode again before increasing the bus speed and switching to Hs-mode.




FIGURE 5. Beginning Hs-Mode Communication

#### 1.4.4 I2C Slave (Hardware) Address

The DAC has a seven-bit I²C slave address. For the MSOP-8 version of the DAC, this address is configured by the ADR0 and ADR1 address selection inputs. For the DAC101C081, the address is configured by the ADR0 address selection input. ADR0 and ADR1 can be grounded, left floating, or tied to  $V_{\rm A}$ . If desired, the address selection inputs can be set to  $V_{\rm A}/2$  rather than left floating. The state of these inputs sets the address the DAC responds to on the I²C bus (see Table~1). In addition to the selectable slave address, there is also a broadcast address (1001000) for all DAC101C081's and

DAC101C085's on the 2-wire bus. When the bus is addressed by the broadcast address, all the DAC101C081's and DAC101C085's will respond and update synchronously. *Figure 6* and *Figure 7* describe how the master device should address the DAC via the I<sup>2</sup>C-Compatible interface.

Keep in mind that the address selection inputs (ADR0 and ADR1) are only sampled until the DAC is correctly addressed with a non-broadcast address. At this point, the ADR0 and ADR1 inputs TRI-STATE and the slave address is "locked". Changes to ADR0 and ADR1 will not update the selected slave address until the device is power-cycled.

**TABLE 1. Slave Addresses** 

Slave Address	DAC101C08	DAC101C081 (TSOT & LLP) *	
[A6 - A0]	ADR1	ADR0	ADR0
0001100	Floating	Floating	Floating
0001101	Floating	GND	GND
0001110	Floating	V <sub>A</sub>	V <sub>A</sub>
0001000	GND	Floating	
0001001	GND	GND	
0001010	GND	V <sub>A</sub>	
1001100	V <sub>A</sub>	Floating	
1001101	V <sub>A</sub>	GND	
1001110	V <sub>A</sub>	V <sub>A</sub>	
1001000		- Broadcast Address	

<sup>\*</sup> Pin-compatible alternatives to the DAC101C081 options are available with additional address options.

#### 1.4.5 Writing to the DAC Register

To write to the DAC, the master addresses the part with the correct slave address (A6-A0) and writes a "zero" to the read/write bit. If addressed correctly, the DAC returns an ACK to the master. The master then sends out the upper data byte. The DAC responds by sending an ACK to the master. Next, the master sends the lower data byte to the DAC. The DAC responds by sending an ACK again. At this point, the master

either sends the upper byte of the next data word to be converted by the DAC, generates a Stop condition to end communication, or generates a Repeated Start condition to begin communication with another device on the bus. Until generating a Stop condition, the master can continuously write the upper and lower data bytes to the DAC register. This allows for a maximum DAC conversion rate of 188.9 kilo-conversions per second in Hs-mode.




FIGURE 6. Typical Write to the DAC Register

#### 1.4.6 Reading from the DAC Register

To read from the DAC register, the master addresses the part with the correct slave address (A6-A0) and writes a "one" to the read/write bit. If addressed correctly, the DAC returns an ACK to the master. Next, the DAC sends out the upper data byte. The master responds by sending an ACK to the DAC to indicate that it wants to receive another data byte. Then the

DAC sends the lower data byte to the master. Assuming only one 16-bit data word is read, the master sends a NACK after receiving the lower data byte. At this point, the master either generates a Stop condition to end communication, or a Repeated Start condition to begin communication with another device on the bus.





FIGURE 7. Typical Read from the DAC Register

#### 1.5 DAC REGISTER

The DAC register, *Figure 8*, has sixteen bits. The first two bits are always zero. The next two bits determine the mode of operation (normal mode or one of three power-down modes). The final twelve bits of the shift register are the data bits. The data format is straight binary (MSB first, LSB last), with twelve 0's corresponding to an output of 0V and twelve 1's corresponding to a full-scale output of  $V_A$  - 1 LSB. When writing to the DAC Register,  $V_{OUT}$  will update on the rising edge of the ACK following the lower data byte.



**FIGURE 8. DAC Register Contents** 

#### 1.6 POWER-ON RESET

The power-on reset circuit controls the output voltage of the DAC during power-up. Upon application of power, the DAC register is filled with zeros and the output voltage is 0 Volts. The output remains at 0V until a valid write sequence is made to the DAC.

When resetting the device, it is crutial that the  $V_A$  supply be lowered to a maximum of 200mV before the supply is raised again to power-up the device. Dropping the supply to within 200mV of GND during a reset will ensure the ADC performs as specified.

#### 1.7 SIMULTANEOUS RESET

The broadcast address allows the I<sup>2</sup>C master to write a single word to multiple DACs simultaneously. Provided that all of the DACs exist on a single I<sup>2</sup>C bus, every DAC will update when the broadcast address is used to address the bus. This feature allows the master to reset all of the DACs on a shared I<sup>2</sup>C bus to a specific digital code. For instance, if the master writes a power-down code to the bus with the broadcast address, all of the DACs will power-down simultaneously.

#### 1.8 POWER-DOWN MODES

The DAC101C081 has three power-down modes. In power-down mode, the supply current drops to 0.13 $\mu$ A at 3V and 0.15 $\mu$ A at 5V (typ). The DAC101C081 is put into power-down mode by writing a one to PD1 and/or PD0. The outputs can be set to high impedance, terminated by 2.5 k $\Omega$  to GND, or terminated by 100 k $\Omega$  to GND (see *Figure 8*).

The bias generator, output amplifier, resistor string, and other linear circuitry are all shut down in any of the power-down modes. When the DAC101C081 is powered down, the value written to the DAC register, including the power-down bits, is saved. While the DAC is in power-down, the saved DAC register contents can be read back. When the DAC is brought out of power-down mode, the DAC register contents will be overwritten and  $\rm V_{OUT}$  will be updated with the new 10-bit data value.

The time to exit power-down (Wake-Up Time) is typically 0.8µsec at 3V and 0.5µsec at 5V.

#### 1.9 ADDITIONAL TIMING INFORMATION: toutz

The t<sub>outz</sub> specification is provided to aid the design of the I<sup>2</sup>C bus. After the SCL bus is driven low by the I<sup>2</sup>C master, the SDA bus will be held for a short time by the DAC101C081. This time is referred to as t<sub>outz</sub>. The following figure illustrates the relationship between the fall of SCL, at the 30% threshold, to the time when the DAC begins to transition the SDA bus. The t<sub>outz</sub> specification only applies when the DAC is in control of the SDA bus. The DAC is only in control of the bus during an ACK by the DAC101C081 or a data byte read from the DAC (see *Figure 7*).




FIGURE 9. Data Output Timing

The t<sub>outz</sub> specification is typically 87nsec in Standard-Fast Mode and 38nsec in Hs-Mode.

# 2.0 Applications Information

#### 2.1 USING REFERENCES AS POWER SUPPLIES

While the simplicity of the DAC101C081 implies ease of use. it is important to recognize that the path from the reference input (V<sub>A</sub> for the DAC101C081 & V<sub>REF</sub> for the DAC101C085) to VOLLT will have essentially zero Power Supply Rejection Ratio (PSRR). Therefore, it is necessary to provide a noisefree supply voltage to the reference. In order to use the full dynamic range of the DAC101C085, the supply pin (V<sub>△</sub>) and V<sub>BEE</sub> can be connected together and share the same supply voltage. Since the DAC101C081 consumes very little power, a reference source may be used as the supply voltage. The advantages of using a reference source over a voltage requlator are accuracy and stability. Some low noise regulators can also be used. Listed below are a few reference and power supply options for the DAC101C081. When using the DAC101C081, it is important to treat the analog supply (V<sub>A</sub>) as the reference.

#### 2.1.1 LM4132

The LM4132, with its 0.05% accuracy over temperature, is a good choice as a reference source for the DAC101C081. The 4.096V version is useful if a 0 to 4.095V output range is desirable or acceptable. Bypassing the LM4132  $V_{\rm IN}$  pin with a 0.1 $\mu F$  capacitor and the  $V_{\rm OUT}$  pin with a 2.2 $\mu F$  capacitor will improve stability and reduce output noise. The LM4132 comes in a space-saving 5-pin SOT23.




FIGURE 10. The LM4132 as a power supply

#### 2.1.2 LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a reference for the DAC101C081. It is available in 4.096V and 5V versions and comes in a space-saving 3-pin SOT23.




FIGURE 11. The LM4050 as a power supply

The minimum resistor value in the circuit of *Figure 11* must be chosen such that the maximum current through the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, and the DAC101C081 drawing zero current. The maximum resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC101C081 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC101C081 draws its maximum current. These conditions can be summarized as

$$R(min) = (V_{IN}(max) - V_{Z}(min))/I_{Z}(max)$$

and

$$R(max) = (V_{IN}(min) - V_{Z}(max)) / ((I_{DAC}(max) + I_{Z}(min))$$

where  $\rm V_Z(min)$  and  $\rm V_Z(max)$  are the nominal LM4050 output voltages  $\pm$  the LM4050 output tolerance over temperature,  $\rm I_Z$  (max) is the maximum allowable current through the LM4050,  $\rm I_Z(min)$  is the minimum current required by the LM4050 for proper regulation, and  $\rm I_{DAC}(max)$  is the maximum DAC101C081 supply current.

#### 2.1.3 LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC101C081. It comes in 3.0V, 3.3V and 5V versions, among others, and sports a low 30  $\mu V$  noise specification at low frequencies. Since low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT23 and 5-bump micro SMD packages.




FIGURE 12. Using the LP3985 regulator

An input capacitance of 1.0µF without any ESR requirement is required at the LP3985 input, while a 1.0µF ceramic capacitor with an ESR requirement of  $5m\Omega$  to  $500m\Omega$  is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

#### 2.1.4 LP2980

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3.0V, 3.3V and 5V versions, among others.




FIGURE 13. Using the LP2980 regulator

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least 1.0µF over temperature, but values of 2.2µF or more will provide even better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.

#### 2.2 BIPOLAR OPERATION

The DAC101C081 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in *Figure 14*. This circuit will provide an output voltage range of  $\pm 5$  Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to  $\pm 5$ V.




FIGURE 14. Bipolar Operation

The output voltage of this circuit for any code is found to be  $V_O = (V_A \times (D / 1024) \times ((R1 + R2) / R1) - V_A \times R2 / R1)$  where D is the input code in decimal form. With  $V_A = 5V$  and R1 = R2,

$$V_O = (10 \times D / 1024) - 5V$$

A list of rail-to-rail amplifiers suitable for this application are indicated in *Table 2*.

**TABLE 2. Some Rail-to-Rail Amplifiers** 

AMP	PKGS	Typ V <sub>OS</sub>	Typ I <sub>SUPPLY</sub>
LMP7701	SOT23-5	37 uV	0.79 mA
LMV841	SC70-5	50 uV	1 mA
LMC7111	SOT23-5	0.9 mV	25 μΑ
LM7301	SO-8 SOT23-5	0.03 mV	620 μΑ
LM8261	SOT23-5	0.7 mV	1 mA

#### 2.3 DSP/MICROPROCESSOR INTERFACING

Interfacing the DAC101C081 to microprocessors and DSPs is quite simple. The following guidelines are offered to simplify the design process.

#### 2.3.1 Interfacing to the 2-wire Bus

Figure 15 shows a microcontroller interfacing to the DAC101C081 via the 2-wire bus. Pull-up resistors (Rp) should be chosen to create an appropriate bus rise time and to limit the current that will be sunk by the open-drain outputs of the devices on the bus. Please refer to the I²C Specification for further details. Typical pull-up values to use in Standard-Fast mode bus applications are  $2k\Omega$  to  $10k\Omega$ . SCL and SDA series resisters (R<sub>S</sub>) near the DAC101C081 are optional. If high-voltage spikes are expected on the 2-wire bus, series resistors should be used to filter the voltage on SDA and SCL. The value of the series resistance must be picked to ensure the V<sub>IL</sub> threshold can be achieved. If used, R<sub>S</sub> is typically  $51\Omega$ .




FIGURE 15. Serial Interface Connection Diagram

#### 2.3.2 Interfacing to a Hs-mode Bus

Interfacing to a Hs-mode bus is very similar to interfacing to a Standard-Fast mode bus. In Hs-mode, the specified rise time of SCL is shortened. To create a faster rise time, the master device (microcontroller) can drive the SCL bus high and low. In other words, the microcontroller can drive the line high rather than leaving it to the pull-up resistor. It is also possible to decrease the value of the pull-up resistors or increase the pull-up current to meet the tighter timing specs. Please refer to the I<sup>2</sup>C Specification for further details.

#### 2.4 LAYOUT, GROUNDING, AND BYPASSING

For best accuracy and minimum noise, the printed circuit board containing the DAC101C081 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located on the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place. preferably near the DAC101C081. Special care is required to quarantee that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.


The DAC101C081 power supply should be bypassed with a  $4.7\mu\text{F}$  and a  $0.1\mu\text{F}$  capacitor as close as possible to the device with the  $0.1\mu\text{F}$  right at the device supply pin. The  $4.7\mu\text{F}$  capacitor should be a tantalum type and the  $0.1\mu\text{F}$  capacitor should be a low ESL, low ESR type. The power supply for the DAC101C081 should only be used for analog circuits.

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. These clock and data lines should have controlled impedances.

# Physical Dimensions inches (millimeters) unless otherwise noted

6 X 0 . 4 ± 0 . 0 7 5 ( 0 . 2 ( ) ( ) ( ) ( ) ( ) ( ) ( )

0.05+0.05



DIMENSIONS ARE IN MILLIMETERS

MK06A (Rev D)


-GAGE PLANE

-SEATING PLANE


6-Lead TSOT Order Numbers DAC101C081CIMK NS Package Number MK06A

0.4±0.1 TYP

(0.6)



6-Lead LLP Order Numbers DAC101C081CISD NS Package Number SDB06A



8-Lead MSOP Order Numbers DAC101C085CIMM NS Package Number MUA08A

## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email:

Email: German Tel new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com