

# Quad, Current-Output, Serial-Input 16-/14-Bit DACs

# AD5544/AD5554

### FEATURES

AD5544: 16-bit resolution INL of ±1 LSB (B Grade) INL of ±2 LSB (A Grade) AD5554: 14-bit resolution INL of ±0.5 LSB (B Grade) 2 mA full-scale current  $\pm$  20%, with V<sub>REF</sub> =  $\pm$ 10 V 0.9 µs settling time to ±0.1% 12 MHz multiplying bandwidth Midscale glitch of -1 nV-sec Midscale or zero-scale reset Four separate, 4-quadrant multiplying reference inputs SPI-compatible, 3-wire interface **Double-buffered registers enable** Simultaneous multichannel change Internal power-on reset Temperature range: -40°C to +125°C Compact 28-lead SSOP

### **APPLICATIONS**

Automatic test equipment Instrumentation Digitally controlled calibration

### **GENERAL DESCRIPTION**

The AD5544/AD5554 quad, 16-/14-bit, current output, digital-to-analog converters (DACs) are designed to operate from 2.7 V to 5.5 V supply range.

The applied external reference input voltage ( $V_{REF}$ ) determines the full-scale output current. Integrated feedback resistors ( $R_{FB}$ ) provide temperature-tracking, full-scale voltage outputs when combined with an external I-to-V precision amplifier.

A double-buffered serial data interface offers high speed, 3-wire, SPI- and microcontroller-compatible inputs using serial data in (SDI), a chip select ( $\overline{CS}$ ), and clock (CLK) signals. In addition, a serial data out pin (SDO) allows for daisy-chaining when multiple packages are used. A common, level-sensitive, load DAC strobe ( $\overline{LDAC}$ ) input allows the simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to 0 at system turn-on. An MSB pin allows system reset assertion ( $\overline{RS}$ ) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1.

The AD5544/AD5554 are packaged in the compact 28-lead SSOP.

#### Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.





Figure 2. AD5544 INL vs. Code Plot ( $T_A = 25^{\circ}C$ )

# **TABLE OF CONTENTS**

Features 1
Applications1
General Description
Functional Block Diagram 1
Revision History
Specifications
AD5544 Electrical Characteristics
AD5554 Electrical Characteristics
Timing Diagrams5
Absolute Maximum Ratings
ESD Caution

### **REVISION HISTORY**

### 9/09—Rev. C to Rev. D

Changes to Features Section	1
Changes to Table 1	
Changes to Table 2	
Changes to Figure 12	
Changes to Figure 19	
Changes to Table 8 and Table 9	
Changes to Ordering Guide	

### 8/09—Rev. B to Rev. C

Change to Table 1	. 3
Change to Table 2	. 4

### 8/09—Rev. A to Rev. B

Changes to Features Section	1
Changes to Figure 2	1
Changes to Table 1	3
Changes to Table 2	4
Moved Timing Diagram	
Added Figure 4; Renumbered Sequentially	5
Change to Table 3	6
Changes to Table 4	7
Changes to Typical Performance Characteristics Section	8
Changes to Figure 19	10
Moved Table 5, Table 6, and Table 7	
Moved Truth Tables Section	13
Deleted Figure 27; Renumbered Sequentially	
Updated Outline Dimensions	
Changes to Ordering Guide	
5 5	

Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8
Theory of Operation	10
Digital-to-Analog Converter (DAC)	10
Serial Data Interface	12
Truth Tables	13
Power-On Reset	14
Applications	15
Outline Dimensions	16
Ordering Guide	16

### 12/04—Rev. 0 to Rev. A

Updated Format	.Universal
Change to Electrical Characteristics Tables	4
Change to Pin Description Table	10
Addition of Power Supply Sequence Section	19
Addition of Layout and Power Supply Bypassing Section	on 19
Addition of Grounding Section	19
Addition of Figure 32	19

4/00—Revision 0: Initial Version

### **SPECIFICATIONS** AD5544 ELECTRICAL CHARACTERISTICS

 $V_{DD} = 2.7 V$  to 5.5 V  $V_{SS} = 0 V$ ,  $I_{OUT}x = virtual GND$ ,  $A_{GND}x = 0 V$ ,  $V_{REF}A = V_{REF}B = V_{REF}C = V_{REF}D = 10 V$ ,  $T_A = full operating temperature range of -40°C to +125°C$ , unless otherwise noted.

#### Table 1.

Parameter	Symbol	Test Condition/Comments	Min	Тур	Max	Unit
STATIC PERFORMANCE <sup>1</sup>						
Resolution	Ν	$1 \text{ LSB} = V_{\text{REF}}/2^{16} = 153 \mu \text{V}$ when $V_{\text{REF}} = 10 \text{ V}$			16	Bits
Relative Accuracy	INL	Grade B			±1	LSB
	INL	Grade A			±2	LSB
Differential Nonlinearity	DNL	Grade B			±1	LSB
	DNL	Grade A			±1.5	LSB
Output Leakage Current	loutx	Data = 0x0000, T <sub>A</sub> = 25°C			10	nA
	loutx	Data = 0x0000, T <sub>A</sub> = 85°C			20	nA
Full-Scale Gain Error	G <sub>FSE</sub>	Data = 0xFFFF		±0.75	±3	mV
Full-Scale Tempco <sup>2</sup>	TCV <sub>FS</sub>			1		ppm/°
Feedback Resistor	R <sub>FB</sub> x	$V_{DD} = 5 V$	4	6	8	kΩ
REFERENCE INPUT						
V <sub>REF</sub> x Range	VREFX		-15		+15	V
Input Resistance	R <sub>REF</sub> x		4	6	8	kΩ
Input Resistance Match	R <sub>REF</sub> x	Channel-to-channel		0.35		%
Input Capacitance <sup>2</sup>	CREFX			5		pF
ANALOG OUTPUT						
Output Current	I <sub>OUT</sub> X	Data = 0xFFFF	1.25		2.5	mA
Output Capacitance <sup>2</sup>	Coutx	Code dependent		35		pF
LOGIC INPUT AND OUTPUT						
Logic Input Low Voltage	VIL				0.8	v
Logic Input High Voltage	VIH		2.4			v
Input Leakage Current	lı∟				1	μA
Input Capacitance <sup>2</sup>	CIL				10	pF
Logic Output Low Voltage	Vol	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Logic Output High Voltage	V <sub>OH</sub>	$I_{OH} = 100 \ \mu A$	4			v
INTERFACE TIMING <sup>2, 3</sup>						
Clock Width High	t <sub>CH</sub>		25			ns
Clock Width Low	t <sub>CL</sub>		25			ns
CS to Clock Setup	t <sub>css</sub>		0			ns
Clock to $\overline{CS}$ Hold	t <sub>CSH</sub>		25			ns
Clock to SDO Propagation Delay	t <sub>PD</sub>		2		20	ns
Load DAC Pulse Width	<b>t</b> LDAC		25			ns
Data Setup	t <sub>Ds</sub>		20			ns
Data Hold	t <sub>DH</sub>		20			ns
Load Setup	t <sub>LDS</sub>		5			ns
Load Hold	t <sub>LDH</sub>		25			ns
SUPPLY CHARACTERISTICS	1					1
Power Supply Range	VDD RANGE		2.7		5.5	v
Positive Supply Current	I <sub>DD</sub>	Logic inputs = 0 V			5	μA
Negative Supply Current	lss	Logic inputs = 0 V, $V_{ss} = -5$ V		0.001	1	μA
Power Dissipation	P <sub>DISS</sub>	Logic inputs = $0 V$			1.25	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$			0.006	%/%

Parameter	Symbol	Test Condition/Comments	Min	Тур	Max	Unit
AC CHARACTERISTICS <sup>4</sup>						
Output Voltage Settling Time	ts	To $\pm 0.1\%$ of full scale, data = 0x0000 to 0xFFFF to 0x0000		0.9		μs
Reference Multiplying BW	BW – 3 dB	$V_{REF}x = 5 V p-p$ , data = 0xFFFF, $C_{FB} = 2.0 pF$ ,		12		MHz
DAC Glitch Impulse	Q	V <sub>REF</sub> x = 8 V, data = 0x0000 to 0x8000 to 0x0000		-1		nV-sec
Feedthrough Error	Voutx/Vrefx	Data = 0x0000, V <sub>REF</sub> x = 100 mV rms, f = 100 kHz		-65		dB
Crosstalk Error	VoutA/VrefB	Data = 0x0000, $V_{REF}B$ = 100 mV rms, adjacent channel, f = 100 kHz		-90		dB
Digital Feedthrough	Q	$\overline{CS} = 1$ , $f_{CLK} = 1$ MHz		0.6		nV-sec
Total Harmonic Distortion	THD	$V_{REF} = 5 V p-p$ , data = 0xFFFF, f = 1 kHz		-98		dB
Output Spot Noise Voltage	еN	f = 1  kHz, BW = 1  Hz		7		nV/√Hz

<sup>1</sup> All static performance tests (except Iout) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5544 RFB terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C.

<sup>2</sup> These parameters are guaranteed by design and not subject to production testing.

<sup>3</sup> All input control signals are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. <sup>4</sup> All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier.

### **AD5554 ELECTRICAL CHARACTERISTICS**

 $V_{DD} = 2.7 V to 5.5 V, V_{SS} = 0 V, I_{OUT}x = virtual GND, A_{GND}x = 0 V, V_{REF}A = V_{REF}B = V_{REF}C = V_{REF}D = 10 V, T_A = full operating temperature temperatur$ range of -40°C to +125°C, unless otherwise noted.

#### Table 2.

Parameter	Symbol	Test Condition/Comments	Min	Тур	Max	Unit
STATIC PERFORMANCE <sup>1</sup>						
Resolution	N	$1 \text{ LSB} = V_{\text{REF}}/2^{14} = 610 \ \mu\text{V}$ when $V_{\text{REF}} = 10 \ \text{V}$			14	Bits
Relative Accuracy	INL				±0.5	LSB
Differential Nonlinearity	DNL				±1	LSB
Output Leakage Current	Ιουτχ	Data = $0x0000$ , $T_A = 25^{\circ}C$			10	nA
	I <sub>OUT</sub> X	Data = $0x0000$ , $T_A = 85^{\circ}C$			20	nA
Full-Scale Gain Error	G <sub>FSE</sub>	Data = 0x3FFF		±2	±10	mV
Full-Scale Tempco <sup>2</sup>	TCV <sub>FS</sub>			1		ppm/°C
Feedback Resistor	Rfbx	$V_{DD} = 5 V$	4	6	8	kΩ
REFERENCE INPUT						
V <sub>REF</sub> x Range	VREFX		-15		+15	V
Input Resistance	R <sub>REF</sub> x		4	6	8	kΩ
Input Resistance Match	R <sub>REF</sub> x	Channel-to-channel		1		%
Input Capacitance <sup>2</sup>	CREFX			5		pF
ANALOG OUTPUT						
Output Current	Ιουτχ	Data = 0x3FFF	1.25		2.5	mA
Output Capacitance <sup>2</sup>	C <sub>OUT</sub> x	Code dependent		80		pF
LOGIC INPUT AND OUTPUT						
Logic Input Low Voltage	VIL				0.8	V
Logic Input High Voltage	VIH		2.4			V
Input Leakage Current	lı∟				1	μA
Input Capacitance <sup>2</sup>	CIL				10	pF
Logic Output Low Voltage	V <sub>OL</sub>	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Logic Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 100 μA	4			V
INTERFACE TIMING <sup>2, 3</sup>						
Clock Width High	t <sub>сн</sub>		25			ns
Clock Width Low	t <sub>CL</sub>		25			ns
CS to Clock Setup	t <sub>css</sub>		0			ns
Clock to CS Hold	t <sub>CSH</sub>		25			ns
Clock to SDO Propagation Delay	t <sub>PD</sub>		2		20	ns
Load DAC Pulse Width	t <sub>LDAC</sub>		25			ns

Parameter	Symbol	Test Condition/Comments	Min	Тур	Max	Unit
Data Setup	t <sub>DS</sub>		20			ns
Data Hold	t <sub>DH</sub>		20			ns
Load Setup	t <sub>LDS</sub>		5			ns
Load Hold	t <sub>LDH</sub>		25			ns
SUPPLY CHARACTERISTICS						
Power Supply Range	V <sub>DD RANGE</sub>		2.7		5.5	V
Positive Supply Current	I <sub>DD</sub>	Logic inputs = 0 V			5	μΑ
Negative Supply Current	Iss	Logic inputs = $0 V$ , $V_{SS} = -5 V$		0.001	1	μΑ
Power Dissipation	P <sub>DISS</sub>	Logic inputs = 0 V			1.25	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$			0.006	%/%
AC CHARACTERISTICS <sup>4</sup>						
Output Voltage Settling Time	ts	To $\pm 0.1\%$ of full scale, data = 0x0000 to 0x3FFF to 0x0000		0.9		μs
Reference Multiplying BW	BW – 3 dB	$V_{REF}x = 5 V p-p$ , data = 0xFFFF, $C_{FB} = 2.0 pF$		12		MHz
DAC Glitch Impulse	Q	V <sub>REF</sub> x = 8 V, data = 0x0000 to 0x2000 to 0x0000		-1		nV-sec
Feedthrough Error	Voutx/Vrefx	Data = 0x0000, V <sub>REF</sub> x = 100 mV rms, f = 100 kHz		-65		dB
Crosstalk Error	V <sub>OUT</sub> A/V <sub>REF</sub> B	Data = 0x0000, $V_{REF}B$ = 100 mV rms, adjacent channel, f = 100 kHz		-90		dB
Digital Feedthrough	Q	$\overline{CS} = 1$ , $f_{CLK} = 1$ MHz		0.6		nV-sec
Total Harmonic Distortion	THD	V <sub>REF</sub> = 5 V p-p, data = 0x3FFF, f = 1 kHz		-98		dB
Output Spot Noise Voltage	e <sub>N</sub>	f = 1  kHz, BW = 1  Hz		7		nV/√Hz

<sup>1</sup> All static performance tests (except Iout) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5554 RFB terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C. <sup>2</sup> These parameters are guaranteed by design and not subject to production testing.

 $^3$  All input control signals are specified with t<sub>R</sub> = t<sub>F</sub> = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

<sup>4</sup> All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier,.

### **TIMING DIAGRAMS**



Figure 3. AD5544 Timing Diagram



Figure 4. AD5554 Timing Diagram

# **ABSOLUTE MAXIMUM RATINGS**

### Table 3.

Parameter	Rating
V <sub>DD</sub> to GND	-0.3 V, +8 V
Vss to GND	+0.3 V, -7 V
V <sub>REF</sub> to GND	-18 V, +18 V
Logic Input and Output to GND	–0.3 V, +8 V
V(Iout) to GND	-0.3 V, V <sub>DD</sub> + 0.3 V
A <sub>GND</sub> x to DGND	–0.3 V, +0.3 V
Input Current to Any Pin Except Supplies	±50 mA
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
Thermal Resistance	θ <sub>JA</sub>
28-Lead SSOP	100°C/W
Maximum Junction Temperature (TJ max)	150°C
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
Vapor Phase, 60 sec	215°C
Infrared, 15 sec	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	A <sub>GND</sub> A	DAC A Analog Ground.
2	ΙουτΑ	DAC A Current Output.
3	VREFA	DAC A Reference Voltage Input Terminal. Establishes DAC A full-scale output voltage. Pin can be tied to the V <sub>DD</sub> pin.
4	R <sub>FB</sub> A	Establish voltage output for DAC A by connecting to external amplifier output.
5	MSB	MSB Bit. Set pin during a reset pulse ( $\overline{RS}$ ) or at system power-on if tied to ground or V <sub>DD</sub> .
6	RS	Reset Pin, Active Low Input. Input registers and DAC registers are set to all 0s or half-scale code (0x8000 for the AD5544 and 0x2000 for the AD5554), determined by the voltage on the MSB pin. Register data = 0x0000 when MSB = 0.
7	V <sub>DD</sub>	Positive Power Supply Input. Specified range of operation: 5 V $\pm$ 10%.
8	<u>cs</u>	Chip Select, Active Low Input. Disables shift register loading when high. Transfers serial register data to the input register when CS/LDAC returns high. Does not affect LDAC operation.
9	CLK	Clock Input. Positive edge clocks data into shift register.
10	SDI	Serial Data Input. Input data loads directly into the shift register.
11	RfbB	Establish voltage output for DAC B by connecting to external amplifier output.
12	VREFB	DAC B Reference Voltage Input Terminal. Establishes DAC B full-scale output voltage. Pin can be tied to the VDD pin.
13	loutB	DAC B Current Output.
14	AgndB	DAC B Analog Ground.
15	AgndC	DAC C Analog Ground.
16	loutC	DAC C Current Output.
17	V <sub>REF</sub> C	DAC C Reference Voltage Input Terminal. Establishes DAC C full-scale output voltage. Pin can be tied to the VDD pin.
18	R <sub>FB</sub> C	Establish voltage output for DAC C by connecting to external amplifier output.
19	NC	No Connect. Leave pin unconnected.
20	SDO	Serial Data Output. Input data loads directly into the shift register. Data appears at SDO at 19 clock pulses for the AD5544 and 17 clock pulses for the AD5554 after input at the SDI pin.
21	LDAC	Load DAC Register Strobe, Level Sensitive Active Low. Transfers all input register data to DAC registers. Asynchronous active low input. See Table 8 and Table 9 for operation.
22	A <sub>GND</sub> F	High Current Analog Force Ground.
23	Vss	Negative Bias Power Supply Input. Specified range of operation: –5.5 V to +0.3 V.
24	DGND	Digital Ground Pin.
25	R <sub>FB</sub> D	Establish voltage output for DAC D by connecting to external amplifier output.
26	V <sub>REF</sub> D	DAC D Reference Voltage Input Terminal. Establishes DAC D full-scale output voltage. Pin can be tied to the $V_{DD}$ pin.
27	ΙουτD	DAC D Current Output.
28	AgndD	DAC D Analog Ground.

## **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 6. AD5544 DNL vs. Code,  $T_A = 25^{\circ}C$ 



Figure 7. AD5554 INL vs. Code,  $T_A = 25^{\circ}C$ 



Figure 8. AD5554 DNL vs. Code,  $T_A = 25^{\circ}C$ 



*Figure 9. AD5544 Integral Nonlinearity Error vs. Op Amp Offset* 







Figure 11. AD5544 Gain Error vs. Op Amp Offset







Figure 13. AD5544 Large Signal Settling Time



Figure 14. AD5544 Small Signal Settling Time



Figure 15. AD5544 Power Supply Current vs. Clock Frequency



Figure 16. AD5544/AD5554 Power Supply Rejection vs. Frequency



Figure 17. AD5544/AD5554 Power Supply Current vs. Logic Input Voltage

## THEORY OF OPERATION

The AD5544 and the AD5554 contain four 16-bit and 14-bit, current output DACs, respectively. Each DAC has its own independent multiplying reference input. Both the AD5544 and the AD5554 use a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous  $\overline{\text{RS}}$  pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an  $\overline{\text{LDAC}}$  strobe enables four-channel, simultaneous updates for hardware synchronized output voltage changes.

### **DIGITAL-TO-ANALOG CONVERTER (DAC)**

Each part contains four current-steering R-2R ladder DACs. Figure 18 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The R<sub>FB</sub>x pin connects to the output of the external amplifier. The IOUTX terminal connects to the inverting input of the external amplifier. The AGNDX pin should be Kelvinconnected to the load point, requiring full 16-bit accuracy. These DACs are designed to operate with both negative and positive reference voltage. The V<sub>DD</sub> power pin is only used by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 k $\Omega$  feedback resistor. If users attempt to measure the value of  $R_{\mbox{\tiny FB}}$ , power must be applied to  $V_{\mbox{\tiny DD}}$ to achieve continuity. An additional Vss bias pin is used to guard the substrate during high temperature applications, minimizing zero-scale leakage currents that double every 10°C. The DAC output voltage is determined by V<sub>REF</sub> and the digital data (D) in the following equations:

$$V_{OUT} = -V_{REF} \times \frac{D}{65536}$$
 (for the AD5544) (1)

$$V_{OUT} = -V_{REF} \times \frac{D}{16384}$$
 (for the AD5554) (2)

Note that the output polarity is opposite the  $V_{\mbox{\tiny REF}}$  polarity for dc reference voltages.







Figure 19. AD5554 Reference Multiplying Bandwidth vs. Code



# SERIAL DATA INTERFACE

The AD5544/AD5554 use a 3-wire ( $\overline{CS}$ , SDI, CLK), SPI-compatible serial data interface. Serial data of the AD5544/AD5554 is clocked into the serial input register in an 18-bit and 16-bit data-word format, respectively. The MSB bits are loaded first. Table 5 defines the 18 data-word bits for the AD5544, and Table 6 defines the 16 data-word bits for the AD5554. Data is placed on the SDI pin and clocked into the register on the positive clock edge of CLK, subject to the data setup and data hold time requirements specified in the interface timing specifications (see Table 1 and Table 2).

Data can be clocked in only while the  $\overline{CS}$  chip select pin is active low. For the AD5544, only the last 18 bits clocked into the serial register are interrogated when the  $\overline{CS}$  pin returns to the logic high state; extra data bits are ignored. For the AD5554, only the last 16 bits clocked into the serial register are interrogated when the  $\overline{CS}$  pin returns to the logic high state. Because most microcontrollers output serial data in 8-bit bytes, three right-justified data bytes can be written to the AD5544. Keeping the  $\overline{CS}$  line low between the first, second, and third byte transfers results in a successful serial register update. Similarly, two right-justified data bytes can be written to the AD5554. Keeping the  $\overline{CS}$  line low between the first and second byte transfer results in a successful serial register update.

When the data is properly aligned in the shift register, the positive edge of the  $\overline{CS}$  initiates the transfer of new data to the target DAC register, determined by the decoding of Address Bit A1 and Address Bit A0. For the AD5544, Table 5, Table 7, Table 8, and Figure 3 define the characteristics of the software serial interface.

For the AD5554, Table 6, Table 7, Table 9, and Figure 4 define the characteristics of the software serial interface. Figure 21 and Figure 22 show the equivalent logic interface for the key digital control pins for the AD5544. The AD5554 has a similar configuration, except that it has 14 data bits. Two additional pins,  $\overline{\text{RS}}$  and MSB, provide hardware control over the preset function and DAC register loading. If these functions are not needed, the  $\overline{\text{RS}}$ pin can be tied to logic high. The asynchronous input  $\overline{\text{RS}}$  pin forces all input and the DAC registers to either the zero-code state (MSB = 0) or the half-scale state (MSB = 1).

I CD

I SR

# Table 5. AD5544 Serial Input Register Data Format, Data Is Loaded in the MSB-First Format<sup>1</sup> MSB

NISD																	LJD
B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
A1	A0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

<sup>1</sup> Only the last 18 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the CS line returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bit D15 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0. Any extra bits clocked into the AD5544 shift register are ignored; only the last 18 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.

Table 6. 1	AD5554 S	Serial Inp	ut Regist	er Data Fo	ormat, Da	ita Is Lo	aded in	the MS	B-First	Format	l	
MSB												
-										-		-

I	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	BO
1	A1	A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

<sup>1</sup> Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the  $\overline{CS}$  line returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bit D13 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0. Any extra bits clocked into the AD5554 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the  $\overline{LDAC}$  pin can be tied logic low to disable the DAC registers.

### Table 7. Address Decode

A1	A0	DAC Decoded
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

### **TRUTH TABLES**

CS	CLK	LDAC	RS	MSB <sup>2</sup>	Serial Shift Register Function <sup>3</sup>	Input Register Function	DAC Register
High	Х	High	High	Х	No effect	Latched	Latched
Low	Low	High	High	Х	No effect	Latched	Latched
Low	<b>1</b> + <sup>3</sup>	High	High	х	Shift register data advanced one bit	Latched	Latched
Low	High	High	High	х	No effect	Latched	Latched
<b>↑</b> + <sup>3</sup>	Low	High	High	х	No effect	Selected DAC updated with current shift register contents <sup>4</sup>	Latched
High	Х	Low	High	Х	No effect	Latched	Transparent
High	Х	High	High	Х	No effect	Latched	Latched
High	х	<b>1</b> + <sup>3</sup>	High	х	No effect	Latched	Latched
High	х	High	Low	0	No effect	Latched data = 0x0000	Latched data = 0x0000
High	х	High	Low	High	No effect	Latched data = 0x8000	Latched data = 0x8000

### Table 8. AD5544<sup>1</sup> Control Logic Truth Table

<sup>1</sup> For the AD5544, data appears at the SDO pin 19 clock pulses after input at the SDI pin.

<sup>2</sup> X = don't care.

<sup>3</sup> 1+ positive logic transition.
<sup>4</sup> At power-on, both the input register and the DAC register are loaded with all 0s.

CS	CLK	LDAC	RS	MSB <sup>2</sup>	Serial Shift Register Function <sup>3</sup>	Input Register Function <sup>3</sup>	DAC Register
High	Х	High	High	Х	No effect	Latched	Latched
Low	L	High	High	Х	No effect	Latched	Latched
Low	<b>1</b> + <sup>3</sup>	High	High	х	Shift register data advanced one bit	Latched	Latched
Low	High	High	High	х	No effect	Latched	Latched
<b>↑</b> + <sup>3</sup>	Low	High	High	х	No effect	Selected DAC updated with current shift register contents <sup>4</sup>	Latched
High	Х	Low	High	Х	No effect	Latched	Transparent
High	Х	High	High	Х	No effect	Latched	Latched
High	х	<b>1</b> + <sup>3</sup>	High	х	No effect	Latched	Latched
High	х	High	Low	0	No effect	Latched data = 0x0000	Latched data = 0x0000
High	Х	High	Low	High	No effect	Latched data = $0x2000$	Latched data = 0x2000

### Table 9. AD5554<sup>1</sup> Control Logic Truth Table

<sup>1</sup> For the AD5554, data appears at the SDO pin 17 clock pulses after input at the SDI pin.

 $^{2}$  X = don't care.

<sup>3</sup> <sup>1</sup> + positive logic transition.
<sup>4</sup> At power-on, both the input register and the DAC register are loaded with all 0s.





### **POWER-ON RESET**

When the  $V_{\rm DD}$  power supply is turned on, an internal reset strobe forces all the input and DAC registers to the zero-code state or half-scale state, depending on the MSB pin voltage. The  $V_{\rm DD}$  power supply should have a smooth positive ramp without drooping to have consistent results, especially in the region of  $V_{\rm DD}$  = 1.5 V to 2.3 V. The  $V_{\rm SS}$  supply has no effect on the power-on reset performance. The DAC register data stays at a zero-scale or half-scale setting until a valid serial register data load takes place.

### **ESD** Protection Circuits

All logic input pins contain back-biased ESD protection Zener diodes that are connected to ground (DGND) and  $V_{DD}$ , as shown in Figure 23.





### **Power Supply Sequence**

As standard practice, it is recommended that  $V_{DD}$ ,  $V_{SS}$ , and ground be powered up prior to any reference. The ideal power-up sequence is as follows:  $A_{GND}x$ , DGND,  $V_{DD}$ ,  $V_{SS}$ ,  $V_{REF}x$ , and the digital inputs. A noncompliance power-up sequence may elevate the reference current, but the devices resume normal operation once  $V_{DD}$  and  $V_{SS}$  are powered up.

### Layout and Power Supply Bypassing

It is good practice to employ a compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01  $\mu F$  to 0.1  $\mu F$  disc or chip ceramic capacitors. Low ESR 1  $\mu F$  to 10  $\mu F$  tantalum or electrolytic capacitors should also be applied at  $V_{\rm DD}$  to minimize any transient disturbance and filter any low frequency ripple (see Figure 24). Users should not apply switching regulators for  $V_{\rm DD}$  due to the power supply rejection ratio (PSRR) degradation over frequency.



Figure 24. Power Supply Bypassing and Grounding Connection

### Grounding

The DGND and A<sub>GND</sub>x pins of the AD5544/AD5554 serve as digital and analog ground references. To minimize the digital ground bounce, the DGND terminal should be joined remotely at a single point to the analog ground plane (see Figure 24).

### APPLICATIONS

The AD5544/AD5554 are, inherently, two-quadrant multiplying DACs. That is, they can be easily set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage.

In some applications, it may be necessary to generate the full four-quadrant multiplying capability or a bipolar output swing. This is easily accomplished using an additional external amplifier (A2) configured as a summing amplifier (see Figure 25).



Figure 25. Four-Quadrant Multiplying Application Circuit

In this circuit, the first and second amplifiers (A1 and A2) provide a total gain of 2, which increases the output voltage span to 20 V. Biasing the external amplifier with a 10 V offset from the reference voltage results in a full four-quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero ( $V_{OUT} = -10$  V) to midscale ( $V_{OUT} = 0$  V) to full scale ( $V_{OUT} = 10$  V).

$$V_{OUT}\left(\frac{D}{32768} - 1\right) \times - V_{REF} \left(\text{for the AD5544}\right)$$
(3)

$$V_{OUT}\left(\frac{D}{8192}-1\right) \times -V_{REF}$$
 (for the AD 5554) (4)

# **OUTLINE DIMENSIONS**



Figure 26. 28-Lead Shrink Small Outline Package [SSOP] (RS-28) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	RES Bit	INL LSB	DNL LSB	Temperature Range	Package Description	Package Option
AD5544ARS	16	±2	±1.5	-40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544ARSZ <sup>1</sup>	16	±2	±1.5	-40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544ARSZ-REEL7 <sup>1</sup>	16	±2	±1.5	-40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544BRSZ <sup>1</sup>	16	±1	±1	-40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544BRSZ-REEL7 <sup>1</sup>	16	±1	±1	-40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5554BRSZ <sup>1</sup>	14	±0.5	±1	-40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28

 $^{1}$  Z = RoHS Compliant Part.



www.analog.com