ANALOG DEVICES

256-/1024-Position, DigiPOT+ Potentiometers with Maximum $\pm 1\%$ R-Tolerance Error and 20-TP Memory

 V_{DD}

POWER-ON

RESET

SERIAL

INTERFACE

Vss

VLOGIC

SCLK

SYNC

DIN

SDO

RDY

FUNCTIONAL BLOCK DIAGRAM

DÁTA

OTP

BLOCK

EXT_CAP

Figure 1.

RESET

RDAC

GND

AD5291/AD5292

AD5291/

AD5292

07674-001

FEATURES

Single-channel, 256-/1024-position resolution 20 kΩ nominal resistance Calibrated ±1% nominal resistor tolerance (resistor performance mode) 20-time programmable (20-TP) set-and-forget resistance setting allows multiple time permanent programming Rheostat mode temperature coefficient: 35 ppm/°C Voltage divider temperature coefficient: 5 ppm/°C +9 V to +33 V single-supply operation ±9 V to ±16.5 V dual-supply operation SPI-compatible serial interface Wiper setting readback Power-on refreshed from 20-TP memory

APPLICATIONS

Mechanical potentiometer replacement Instrumentation: gain and offset adjustment Programmable voltage-to-current conversion Programmable filters, delays, and time constants Programmable power supply Low resolution DAC replacement Sensor calibration

GENERAL DESCRIPTION

The AD5291/AD5292, members of the Analog Devices, Inc., DigiPOT+ family of potentiometers, are single-channel, 256-/ 1024-position digital potentiometers¹ that combine industry leading variable resistor performance with nonvolatile memory (NVM) in a compact package. These devices are capable of operating across a wide voltage range; supporting both dual supply operation at ± 10.5 V to ± 16.5 V and single supply operation at ± 21 V to ± 33 V, while ensuring less than 1% endto-end resistor tolerance (R-tolerance) error and offering 20-time programmable (20-TP) memory.

The guaranteed industry-leading low resistor tolerance error feature simplifies open-loop applications as well as precision calibration and tolerance matching applications.

¹ The terms digital potentiometer and RDAC are used interchangeably.

The AD5291/AD5292 device wiper settings are controllable through the SPI digital interface. Unlimited adjustments are allowed before programming the resistance value into the |20-TP memory. The AD5291/AD5292 do not require any external voltage supply to facilitate fuse blow and there are 20 opportunities for permanent programming. During 20-TP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

The AD5291/AD5292 are available in a compact 14-lead TSSOP package. The part is guaranteed to operate over the extended industrial temperature range of -40° C to $+105^{\circ}$ C.



rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
General Description
Revision History
Specifications
Electrical Characteristics—AD5291 3
Resistor Performance Mode Code Range—AD52914
Electrical Characteristics—AD52925
Resistor Performance Mode Code Range—AD52926
Interface Timing Specifications7
0 1
Timing Diagrams
Timing Diagrams

20-TP Memory 1	19
Write Protection	19
Basic Operation	20
20-TP Readback and Spare Memory Status	20
Shutdown Mode	21
Resistor Performance Mode	21
Reset	21
Daisy-Chain Operation2	21
RDAC Architecture	21
Programming the Variable Resistor	21
Programming the Potentiometer Divider	22
EXT_CAP Capacitor	22
Terminal Voltage Operating Range	23
Applications Information	24
High Voltage DAC	24
Programmable Voltage Source with Boosted Output	24
High Accuracy DAC	24
Variable Gain Instrumentation Amplifier	24
Audio Volume Control	25
Outline Dimensions	26
Ordering Guide	26

REVISION HISTORY

5/09—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—AD5291

 $V_{DD} = 21 \text{ V to } 33 \text{ V}, V_{SS} = 0 \text{ V}; V_{DD} = 10.5 \text{ V to } 16.5 \text{ V}, V_{SS} = -10.5 \text{ V to } -16.5 \text{ V}; V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}, V_A = V_{DD}, V_B = V_{SS}, -40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution	Ν		8			Bits
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , $V_A = NC$	-1		+1	LSB
Resistor Integral Nonlinearity ²	R-INL		-1		+1	LSB
Nominal Resistor Tolerance (R-Perf Mode ³)	$\Delta R_{AB}/R_{AB}$	See Table 2	-1	0.5	+1	%
Nominal Resistor Tolerance (Normal Mode)	$\Delta R_{AB}/R_{AB}$			±20		%
Resistance Temperature Coefficient ⁴	$(\Delta R_{AB}/R_{AB})/\Delta T imes 10^6$			35		ppm/°C
Wiper Resistance	Rw			60	100	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Resolution	Ν		8			Bits
Differential Nonlinearity ⁵	DNL		-1		+1	LSB
Integral Nonlinearity ⁵	INL		-0.5		+0.5	LSB
Voltage Divider Temperature Coefficient ⁴	$(\Delta V_W/V_W)/\Delta T imes 10^6$	Code = half scale		1.5		ppm/°C
Full-Scale Error	Vwfse	Code = full scale	-2		0	LSB
Zero-Scale Error	V _{WZSE}	Code = zero scale	0		2	LSB
RESISTOR TERMINALS						
Terminal Voltage Range ⁶	VA, VB, VW		Vss		V _{DD}	v
Capacitance A, Capacitance B ⁴	C _A , C _B	f = 1 MHz, measured to GND, code = half scale		85		pF
Capacitance W ⁴	Cw	f = 1 MHz, measured to GND, code = half scale		65		pF
Common-Mode Leakage Current ⁴	I _{CM}	$V_A = V_B = V_W$		±1		nA
DIGITAL INPUTS		JEDEC compliant				
Input Logic High ⁴	VIH	$V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}$	2.0			v
Input Logic Low ⁴	VIL	$V_{LOGIC} = 2.7 V \text{ to } 5.5 V$			0.8	v
Input Current	l _{IL}	$V_{IN} = 0 V \text{ or } V_{LOGIC}$			±1	μA
Input Capacitance ⁴	CIL			5		pF
DIGITAL OUTPUTS (SDO and RDY)						
Output High Voltage ⁴	V _{OH}	$R_{PULL UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$	$V_{\text{LOGIC}} - 0.4$			V
Output Low Voltage ⁴	Vol	$R_{PULL_UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$			GND + 0.4 V	v
Tristate Leakage Current			-1		+1	μA
Output Capacitance ⁴	Col			5		pF
POWER SUPPLIES						
Single-Supply Power Range	V _{DD}	$V_{SS} = 0 V$	9		33	v
Dual-Supply Power Range	V _{DD} /V _{SS}		±9		±16.5	v
Positive Supply Current	IDD	$V_{DD}/V_{SS} = \pm 16.5 V$		0.1	2	μA
Negative Supply Current	Iss	$V_{DD}/V_{SS} = \pm 16.5 \text{ V}$	-2	-0.1		μA
Logic Supply Range	VLOGIC		2.7		5.5	V
Logic Supply Current	ILOGIC	$V_{LOGIC} = 5 V$; $V_{IH} = 5 V$ or $V_{IL} = GND$		1	10	μA
OTP Store Current ^{4, 7}	ILOGIC_PROG	$V_{IH} = 5 V \text{ or } V_{IL} = GND$		25		mA
OTP Read Current ^{4, 8}	ILOGIC_FUSE_READ	$V_{IH} = 5 V \text{ or } V_{IL} = GND$		25		mA
Power Dissipation ⁹	P _{DISS}	$V_{IH} = 5 V \text{ or } V_{IL} = GND$		8	110	μW
Power Supply Rejection Ratio⁴	PSSR	$\Delta V_{DD}/\Delta V_{SS} = \pm 15 \text{ V} \pm 10\%$		0.025	0.08	%/%

Parameter	Symbol	Conditions	Min	Typ ¹	Мах	Unit
DYNAMIC CHARACTERISTICS ^{4, 10}						
Bandwidth	BW	-3 dB		520		kHz
Total Harmonic Distortion	THDw	$V_A = 1 V rms$, $V_B = 0 V$, $f = 1 kHz$		-93		dB
V _w Settling Time	ts	$V_A = 30 V$, $V_B = 0 V$, $\pm 0.5 LSB$ error band, initial code = zero scale				
		Code = full scale, normal mode		750		ns
		Code = full scale, R-Perf mode		2.5		μs
		Code = half scale, normal mode		2.5		μs
		Code = half scale, R-Perf mode		5		μs
Resistor Noise Density	e _{N_WB}	R_{WB} = 10 kΩ, T_A = 25°C, 0 kHz to 200 kHz		0.11		nV/√Hz

¹ Typical values represent average readings at 25°C, $V_{DD} = 15$ V, $V_{SS} = -15$ V, and $V_{LOGIC} = 5$ V. ² Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the R_{WB} at Code 0x02 and the R_{WB} at Code 0xFF or between R_{WA} at Code 0xFD and R_{WA} at Code 0x00. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode, with a wiper current of 1 mA for $V_A < 12$ V and 1.2 mA for $V_A \ge 12$ V.

³ Resistor performance mode (see the Resistor Performance Mode section). The terms resistor performance mode and R-Perf mode are used interchangeably.

⁴ Guaranteed by design and characterization, not subject to production test.

⁵ INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁶ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables groundreferenced bipolar signal adjustment.

⁷ Different from operating current; supply current for fuse program lasts approximately 550 µs.
⁸ Different from operating current; supply current for fuse read lasts approximately 550 µs.

⁹ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS}) + (I_{LOGIC} \times V_{LOGIC})$.

¹⁰ All dynamic characteristics use $V_{DD} = +15$ V, $V_{SS} = -15$ V, and $V_{LOGIC} = 5$ V.

RESISTOR PERFORMANCE MODE CODE RANGE—AD5291

Table 2.

Resistor	$ V_{DD} - V_{SS} = 30 V \text{ to } 33 V$		$ V_{DD} - V_{SS} = 26 V \text{ to } 30 V$		$ V_{DD} - V_{SS} = 22 V \text{ to } 26 V$		$ V_{DD} - V_{SS} = 21 V \text{ to } 22 V$	
Tolerance per Code	Rwв	RwA	R _{wB}	RwA	R _{WB}	RwA	R _{WB}	Rwa
1% R-Tolerance	From 0x5A to 0xFF	From 0x00 to 0xA5	From 0x7D to 0xFF	From 0x00 to 0x82	From 0x7D to 0xFF	From 0x00 to 0x82	N/A	N/A
2% R-Tolerance	From 0x23 to 0xFF	From 0x00 to 0xDC	From 0x2D to 0xFF	From 0x00 to 0xD2	From 0x23 to 0xFF	From 0x00 to 0xDC	From 0x23 to 0xFF	From 0x00 to 0xDC
3% R-Tolerance	From 0x1E to 0xFF	From 0x00 to 0xE1	From 0x19 to 0xFF	From 0x00 to 0xE6	From 0x17 to 0xFF	From 0x00 to 0xE8	From 0x17 to 0xFF	From 0x00 to 0xE8

ELECTRICAL CHARACTERISTICS—AD5292

 $V_{DD} = 21 \text{ V to } 33 \text{ V}, V_{SS} = 0 \text{ V}; V_{DD} = 10.5 \text{ V to } 16.5 \text{ V}, V_{SS} = -10.5 \text{ V to } -16.5 \text{ V}; V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}, V_A = V_{DD}, V_B = V_{SS}, -40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution	N		10			Bits
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , $V_A = NC$	-1		+1	LSB
Resistor Integral Nonlinearity ²	R-INL	$ V_{DD} - V_{SS} = 26 \text{ V to } 33 \text{ V}$	-2		+2	LSB
5 7	R-INL	$ V_{DD} - V_{SS} = 21 \text{ V to } 26 \text{ V}$	-3		+3	LSB
Nominal Resistor Tolerance (R-Perf Mode ³)	$\Delta R_{AB}/R_{AB}$	See Table 4	-1	0.5	+1	%
Nominal Resistor Tolerance (Normal Mode)	ΔR _{AB} /R _{AB}			±20		%
Resistance Temperature Coefficient ⁴	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^{6}$			35		ppm/°C
Wiper Resistance	Rw			60	100	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Resolution	N		10			Bits
Differential Nonlinearity ⁵	DNL		-1		+1	LSB
Integral Nonlinearity ⁵	INL		-1.5		+1.5	LSB
Voltage Divider Temperature	$(\Delta V_w/V_w)/\Delta T \times 10^6$	Code = half scale	1.5	5	11.5	ppm/°C
				J		ppin/ C
Full-Scale Error	Vwfse	Code = full scale	-8		0	LSB
Zero-Scale Error	V _{WZSE}	Code = zero scale	0		8	LSB
RESISTOR TERMINALS	- 11252		-		-	
Terminal Voltage Range ⁶	V _A , V _B , V _W		Vss		V _{DD}	v
Capacitance A, Capacitance B^4	С _А , С _В	f = 1 MHz, measured to GND,	• 33	85	•00	pF
cupucitance <i>n</i> , cupucitance <i>b</i>	CA, CB	code = half scale		05		Pi
Capacitance W ⁴	Cw	f = 1 MHz, measured to GND, code = half scale		65		pF
Common-Mode Leakage Current ⁴	ICM	$V_A = V_B = V_W$		±1		nA
DIGITAL INPUTS		JEDEC compliant				
Input Logic High ⁴	VIH	$V_{LOGIC} = 2.7 V \text{ to } 5.5 V$	2.0			v
Input Logic Low ⁴	VIL	$V_{1,0GIC} = 2.7 \text{ V to } 5.5 \text{ V}$			0.8	v
Input Current	IIL	$V_{IN} = 0 V \text{ or } V_{LOGIC}$			±1	μA
Input Capacitance ⁴	CIL			5		pF
DIGITAL OUTPUTS (SDO and RDY)				-		1- ·
Output High Voltage ⁴	V _{OH}	$R_{PULL UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$	$V_{LOGIC} - 0.4$			v
Output Low Voltage ⁴	Vol	$R_{PULL UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$	VLOGIC 0.1		GND + 0.4	v
Tristate Leakage Current	VOL		-1		1	μA
Output Capacitance ⁴	Col			5		pF
POWER SUPPLIES	COL			5		pi
	V _{DD}	$V_{SS} = 0 V$	9		33	v
Single-Supply Power Range		$v_{SS} = 0 v$	-			v
Dual-Supply Power Range Positive Supply Current	V _{DD} /V _{SS}		±9	0.1	±16.5	-
,		$V_{DD}/V_{SS} = \pm 16.5 V$	2	0.1	2	μA
Negative Supply Current	Iss	$V_{DD}/V_{SS} = \pm 16.5 V$	-2	-0.1		μA
Logic Supply Range			2.7		5.5	V
Logic Supply Current	I _{LOGIC}	$V_{LOGIC} = 5 V$; $V_{IH} = 5 V$ or $V_{IL} = GND$		1	10	μA
OTP Store Current ^{4,7}	LOGIC_PROG	$V_{IH} = 5 V \text{ or } V_{IL} = GND$		25		mA
OTP Read Current ^{4, 8}	ILOGIC_FUSE_READ	$V_{IH} = 5 V \text{ or } V_{IL} = GND$		25		mA
Power Dissipation ⁹	P _{DISS}	$V_{IH} = 5 V \text{ or } V_{IL} = GND$		8	110	μW
Power Supply Rejection Ratio ^₄	PSSR	$\Delta V_{DD}/\Delta V_{SS} = \pm 15 \text{ V} \pm 10\%$		0.025	0.08	%/%

Parameter	Symbol	Conditions	Min	Typ ¹ Max	Unit
DYNAMIC CHARACTERISTICS ^{4, 10}					
Bandwidth	BW	-3 dB		520	kHz
Total Harmonic Distortion	THDw	$V_A = 1 V rms$, $V_B = 0 V$, $f = 1 kHz$		-93	dB
V _w Settling Time	ts	$V_A = 30 V$, $V_B = 0 V$, $\pm 0.5 LSB$ error band, initial code = zero scale			
		Code = full scale, normal mode		750	ns
		Code = full scale, R-Perf mode		2.5	μs
		Code = half scale, normal mode		2.5	μs
		Code = half scale, R-Perf mode		5	μs
Resistor Noise Density	e _{N_WB}	R_{WB} = 10 k $\Omega,$ T_{A} = 25°C, 0 kHz to 200 kHz		0.11	nV/√Hz

¹ Typical values represent average readings at 25°C, $V_{DD} = 15 V$, $V_{SS} = -15 V$, and $V_{LOGIC} = 5 V$. ² Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the R_{WB} at Code 0x02 and the R_{WB} at Code 0xFF or between R_{WA} at Code 0xFD and R_{wA} at Code 0x00. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode, with a wiper current of 1 mA for $V_A < 12$ V and 1.2 mA for $V_A \ge 12$ V.

³ Resistor performance mode (see the Resistor Performance Mode section). The terms resistor performance mode and R-Perf mode are used interchangeably.

⁴ Guaranteed by design and characterization, not subject to production test.

⁵ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁶ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables groundreferenced bipolar signal adjustment.

⁷ Different from operating current; supply current for fuse program lasts approximately 550 µs.

⁸ Different from operating current; supply current for fuse read lasts approximately 550 μs.

⁹ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS}) + (I_{LOGIC} \times V_{LOGIC})$.

¹⁰ All dynamic characteristics use $V_{DD} = +15$ V, $V_{SS} = -15$ V, and $V_{LOGIC} = 5$ V.

RESISTOR PERFORMANCE MODE CODE RANGE—AD5292

Table 4.

Resistor	$ \mathbf{V}_{DD} - \mathbf{V}_{SS} =$	$ V_{DD} - V_{SS} = 30 V \text{ to } 33 V$		$ V_{DD} - V_{SS} = 26 V \text{ to } 30 V$		$ V_{DD} - V_{SS} = 22 V \text{ to } 26 V$		21 V to 22 V
Tolerance per Code	R _{WB}	RwA	R _{wв}	Rwa	R _{wв}	RwA	R _{wв}	RwA
1% R-Tolerance	From 0x15E to 0x3FF	From 0x00 to 0x2A1	From 0x1F4 to 0x3FF	From 0x00 to 0x20B	From 0x1F4 to 0x3FF	From 0x00 to 0x20B	N/A	N/A
2% R-Tolerance	From 0x8C to 0x3FF	From 0x00 to 0x373	From 0xB4 to 0x3FF	From 0x00 to 0x34B	From 0xFA to 0x3FF	From 0x00 to 0x305	From 0xFA to 0x3FF	From 0x00 to 0x305
3% R-Tolerance	From 0x5A to 0x3FF	From 0x00 to 0x3A5	From 0x64 to 0x3FF	From 0x00 to 0x39B	From 0x78 to 0x3FF	From 0x00 to 0x387	From 0x78 to 0x3FF	From 0x00 to 0x387

INTERFACE TIMING SPECIFICATIONS

 $V_{DD}/V_{SS} = \pm 15$ V, $V_{LOGIC} = 2.7$ V to 5.5 V, $-40^{\circ}C < T_A < +105^{\circ}C$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 5.			
Parameter	Limit ¹	Unit	Description
t1 ²	20	ns min	SCLK cycle time
t ₂	10	ns min	SCLK high time
t ₃	10	ns min	SCLK low time
t ₄	10	ns min	SYNC to SCLK falling edge setup time
t ₅	5	ns min	Data setup time
t ₆	5	ns min	Data hold time
t ₇	1	ns min	SCLK falling edge to SYNC rising edge
t ₈	400 ³	ns min	Minimum SYNC high time
t9	14	ns min	SYNC rising edge to next SCLK fall ignore
t ₁₀ ⁴	1	ns min	RDY rising edge to SYNC falling edge
t11 ⁴	40	ns max	SYNC rising edge to RDY fall time
t ₁₂ 4	2.4	µs max	RDY low time, RDAC register write command execute time (R-Perf mode)
t ₁₂ 4	410	ns max	RDY low time, RDAC register write command execute time (normal mode)
t ₁₂ 4	8	ms max	RDY low time, memory program execute time
t ₁₂ 4	1.5	ms min	Software\hardware reset
t ₁₃ 4	450	ns max	RDY low time, RDAC register readback execute time
t ₁₃ 4	1.3	ms max	RDY low time, memory readback execute time
t ₁₄ 4	450	ns max	SCLK rising edge to SDO valid
treset	20	ns min	Minimum RESET pulse width (asynchronous)
tpower-up ⁵	2	ms max	Power-on OTP restore time

 1 All input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_H)/2. 2 Maximum SCLK frequency is 50 MHz.

 3 Refer to t_{12} and t_{13} for RDAC register and memory commands operations.

 4 R_{PULL_UP} = 2.2 kΩ to V_{LOGIC}, with a capacitance load of 168 pF. ⁵ Typical power supply voltage slew rate of 2 ms/V.



Figure 2. AD5291/AD5292 Shift Register Content

TIMING DIAGRAMS



Figure 4. Read Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 6.

Parameter	Rating
V _{DD} to GND	-0.3 V to +35 V
Vss to GND	+0.3 V to – 16.5 V
V _{LOGIC} to GND	–0.3 V to + 7 V
V _{DD} to V _{SS}	35 V
V_A , V_B , V_W to GND	$V_{SS} - 0.3 V, V_{DD} + 0.3 V$
IA, IB, IW	
Pulsed ¹	
Frequency > 10 kHz	±3 mA/d ²
Frequency ≤ 10 kHz	±3 mA/√d²
Continuous	±3 mA
Digital Input and Output Voltage to GND	-0.3 V to V_{LOGIC} + 0.3 V
EXT_CAP Voltage to GND	–0.3 V to +7 V
Operating Temperature Range ³	-40°C to +105°C
Maximum Junction Temperature (TJ max)	150°C
Storage Temperature Range	-65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$

¹ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² Pulse duty factor.

³ Includes programming of OTP memory.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is defined by JEDEC specification JESD-51 and the value is dependent on the test board and test environment.

Table 7. Thermal Resistance

Package Type	θ _{JA}	θ」	Unit
14-Lead TSSOP	93 ¹	20	°C/W

¹ JEDEC 2S2P test board, still air (0 m/sec to 1 m/sec air flow).

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	RESET	Hardware Reset Pin. Refreshes the RDAC register with the contents of the 20-TP memory register. Factory default loads midscale until the first 20-TP wiper memory location is programmed. RESET is activated at the logic high transition. Tie RESET to V _{LOGIC} if not used.
2	V _{SS}	Negative Supply. Connect to 0 V for single-supply applications. This pin should be decoupled with 0.1 μ F ceramic capacitors and 10 μ F capacitors.
3	А	Terminal A of RDAC. $V_{SS} \le V_A \le V_{DD}$.
4	W	Wiper Terminal of RDAC. $V_{SS} \le V_W \le V_{DD}$.
5	В	Terminal B of RDAC. $V_{SS} \leq V_B \leq V_{DD}$.
6	V _{DD}	Positive Power Supply. This pin should be decoupled with 0.1 µF ceramic capacitors and 10 µF capacitors.
7	EXT_CAP	External Capacitor. Connect a 1 μ F capacitor to EXT_CAP. This capacitor must have a voltage rating of \geq 7 V.
8	VLOGIC	Logic Power Supply; 2.7 V to 5.5 V. This pin should be decoupled with 0.1 μF ceramic capacitors and 10 μF capacitors.
9	GND	Ground Pin, Logic Ground Reference.
10	DIN	Serial Data Input. The AD5291/AD5292 have a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
11	SCLK	Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 50 MHz.
12	SYNC	Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC goes low, it enables the shift register and data is transferred in on the falling edges of the following clocks. The selected register is updated on the rising edge of SYNC following the 16 th clock cycle. If SYNC is taken high before the 16 th clock cycle, the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC.
13	SDO	Serial Data Output. This open-drain output requires an external pull-up resistor. SDO can be used to clock data from the shift register in daisy-chain mode or in readback mode.
14	RDY	Ready Pin. This active-high open-drain output identifies the completion of a write or read operation to or from the RDAC register or memory.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 7. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 8. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5291)



Figure 9. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5291)







Figure 11. R-DNL in Normal Mode vs. Code vs. Temperature (AD5292)

7674



Figure 12. R-INL in Normal Mode vs. Code vs. Temperature (AD5291)



Figure 13. R-DNL in Normal Mode vs. Code vs. Temperature (AD5291)



Figure 14. INL in R-Perf Mode vs. Code vs. Temperature (AD5292)



Figure 15. DNL in R-Perf Mode vs. Code vs. Temperature (AD5292)







Figure 17. DNL in R-Perf Mode vs. Code vs. Temperature (AD5291)





0.8

Figure 18. INL in Normal Mode vs. Code vs. Temperature (AD5292)







Figure 20. INL in Normal Mode vs. Code vs. Temperature (AD5291)

Figure 21. DNL in Normal Mode vs. Code vs. Temperature (AD5291)











Figure 31. Large-Signal Settling Time, Code from Zero Scale to Full Scale



Figure 32. IDD Waveform While Blowing/Reading Fuse



*Figure 34. V*_{EXT_CAP} *Waveform While Reading Fuse or Calibration*



Figure 35. V_{EXT_CAP} Waveform While Writing Fuse



Figure 36. Code Range > 1% R-Tolerance Error vs. Temperature

TEST CIRCUITS

Figure 37 to Figure 42 define the test conditions used in the Specifications section.



Figure 37. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)



Figure 38. Potentiometer Divider Nonlinearity Error



Figure 39. Wiper Resistance





Figure 42. Common-Mode Leakage Current

THEORY OF OPERATION

The AD5291/AD5292, members of the Analog Devices, Inc., DigiPOT+ family of potentiometers are designed to operate as true variable resistors for analog signals that remain within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The patented ±1% resistor tolerance feature helps to minimize the total RDAC resistance error, which reduces the overall system error by offering better absolute matching and improved open-loop performance. The digital potentiometer wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register, allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The RDAC register can be programmed with any position setting using the standard SPI interface by loading the 16-bit data-word. Once a desirable position is found, this value can be stored in a 20-TP memory register. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of 20-TP data takes approximately 6 ms; during this time, the shift register is locked, preventing any changes from taking place. The RDY pin identifies the completion of this 20-TP storage.

SERIAL DATA INTERFACE

The AD5291/AD5292 contain a serial interface (SYNC, SCLK, DIN and SDO) that is compatible with SPI interface standards, as well as most DSPs. The parts allow writing of data via the serial interface to every register.

SHIFT REGISTER

The AD5291/AD5292 shift register is 16 bits wide (see Figure 2). The 16-bit input word consists of two unused bits (set to 0), followed by four control bits, and 10 RDAC data bits. For the

AD5291, the lower two RDAC data bits are don't cares if the RDAC register is read from or written to. Data is loaded MSB first (Bit DB15). The four control bits determine the function of the software command (see Table 9). Figure 3 shows a timing diagram of a typical AD5291/AD5292 write sequence.

The write sequence begins by bringing the SYNC line low. The SYNC pin must be held low until the complete data-word is loaded from the DIN pin. When SYNC returns high, the serial data-word is decoded according to the commands in Table 9. The command bits (Cx) control the operation of the digital potentiometer. The data bits (Dx) are the values that are loaded into the decoded register. The AD5291/AD5292 have an internal counter that counts a multiple of 16 bits (a frame) for proper operation. For example, the AD5291/AD5292 work with a 32-bit word, but do not work properly with a 31-bit or 33-bit word. The AD5291/AD5292 do not require a continuous SCLK, when SYNC is high, and all serial interface pins should be operated at close to the V_{LOGIC} supply rails to minimize power consumption in the digital input buffers.

RDAC REGISTER

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with all 0s, the wiper is connected to Terminal B of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

	Comm	:DB10]	Data Bits [DB9:DB0] ¹													
Command	С3	C2	C1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Operation	
0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	NOP command: do nothing.	
1	0	0	0	1	D9	D8	D7	D6	D5	D4	D3	D2	D1 ²	D0 ²	Write contents of serial data to RDAC.	
2	0	0	1	0	х	х	х	х	х	х	х	х	Х	Х	Read RDAC wiper setting from the SDO output in the next frame.	
3	0	0	1	1	х	х	х	х	х	х	х	х	Х	х	Store wiper setting: store RDAC setting to 20-TP memory.	
4	0	1	0	0	х	х	х	х	х	х	х	х	Х	Х	Reset: refresh RDAC with 20-TP stored value.	
5	0	1	0	1	х	х	х	х	х	D4	D3	D2	D1	D0	Read contents of 20-TP memory, or status of 20-TP memory, from the SDO output in the next frame.	
6	0	1	1	0	х	х	х	х	х	х	D3	D2	D1	D0	Write contents of serial data to control register.	
7	0	1	1	1	х	х	х	х	х	х	х	х	Х	х	Read control register from the SDO output in the next frame.	
8	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	D0	Software shutdown.	
															D0 = 0 (normal mode).	
															D0 = 1 (device placed in shutdown mode).	

 1 X = don't care.

² In the AD5291, this bit is a don't care.

20-TP MEMORY

Once a desirable wiper position is found, the contents of the RDAC register can be saved into a 20-TP memory register (see Table 10). Thereafter, the wiper position is always set at that position for any future on-off-on power supply sequence. The AD5291/AD5292 have an array of 20 one-time programmable (OTP) memory registers. When the desired word is programmed to 20-TP memory, the device automatically verifies that the program command was successful. The verification process includes margin testing. Bit C3 of the control register can be polled to verify that the fuse program command was successful. Programming data to 20-TP memory consumes approximately 25 mA for 550 µs, and takes approximately 8 ms to complete. During this time, the shift register is locked, preventing any changes from taking place. The RDY pin can be used to monitor the completion of the 20-TP memory program and for verification. No change in supply voltage is required to program the 20-TP memory. However, a 1 µF capacitor on the EXT_CAP pin is required (see Figure 47). Prior to 20-TP activation, the AD5291/ AD5292 preset to midscale on power-up.

WRITE PROTECTION

On power-up, the shift register write commands for both the RDAC register and the 20-TP memory register are disabled. The RDAC write protect bit, C1 of the control register (see Table 11 and Table 12), is set to 0 by default. This disables any change of the RDAC register content regardless of the software commands, except that the RDAC register can be refreshed from the 20-TP memory using the software reset command (Command 4) or through hardware by the RESET pin. To enable programming of the variable resistor wiper position (programming the RDAC register), the write protect bit, C1 of the control register, must first be programmed. This is accomplished by loading the shift register with Command 6 (see Table 9). To enable programming of the 20-TP memory block bit, C0 of the control register (set to 0 by default) must first be set to 1.

Table 10. Write and Read to RDAC and 20-TP Memory

DIN	SDO	Action
0x1803	0xXXXX	Enable update of wiper position and 20-TP memory contents through digital interface.
0x0500	0x1803	Write 0x100 to the RDAC register; wiper moves to ¼ full-scale position.
0x0800	0x0500	Prepare data read from the RDAC register.
0x0C00	0x0100	Stores RDAC register content into 20-TP memory. The 16-bit word appears out of SDO, where the last 10 bits contain the contents of the RDAC register (0x100).
0x1C00	0x0C00	Prepare data read from the control register.
0x0000	0x000X	NOP Instruction 0 sends 16-bit word out of SDO, where the last four bits contain the contents of the control register. If Bit C3 = 1, the fuse program command is successful.

Table 11. Control Register Bit Map¹

DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Х	Х	Х	Х	Х	Х	C3	C2	C1	C0

¹ X = don't care.

Table 12. Control Register Description

Bit Name	Description									
C0	20-TP program enable									
	0 = 20-TP program disabled (default)									
	1 = enable device for 20-TP program									
C1	RDAC register write protect									
	0 = wiper position frozen to value in memory (default) ¹									
	1 = allow update of wiper position through digital Interface									
C2	Calibration enable									
	0 = resistor performance mode enabled (default)									
	1 = normal mode enabled									
C3	20-TP memory program success									
	0 = fuse program command unsuccessful (default)									
	1 = fuse program command successful									

¹ Wiper position frozen to value last programmed in 20-TP memory. Wiper is frozen to midscale if 20-TP memory has not been previously programmed.

BASIC OPERATION

The basic mode of setting the variable resistor wiper position (programming the RDAC register) is accomplished by loading the shift register with Command 1 (see Table 9) and the desired wiper position data. When the desired wiper position is determined, the user can load the shift register with Command 3 (see Table 9), which stores the wiper position data in the 20-TP memory register. After 6 ms, the wiper position is permanently stored in the 20-TP memory. The RDY pin can be used to monitor the completion of this 20-TP program. Table 10 provides a programming example, listing the sequence of serial data input (DIN) words with the serial data output appearing at the SDO pin in hexadecimal format.

20-TP READBACK AND SPARE MEMORY STATUS

It is possible to read back the contents of any of the 20-TP memory registers through SDO by using Command 5 (see Table 9). The lower five LSB bits (D0 to D4) of the data byte select which memory location is to be read back (see Table 14). Data from the selected memory location are clocked out of the SDO pin during the next SPI operation, where the last 10 bits contain the contents of the specified memory location.

It is also possible to calculate the address of the most recently programmed memory location by reading back the contents of read-only Memory Address 0x14 and Memory Address 0x15 using Command 5. The data bytes read back from Memory Address 0x014 and Memory Address 0x015 are thermometer encoded versions of the address of the last programmed memory location.

For the example outlined in Table 13, the address of the last programmed location is calculated as

(Number of Bits = 1 in Memory Address 0x14) + (Number of Bits = 1 in Memory Address 0x15) - 1 = 10 + 8 - 1 = 17 (0x10)

If no memory location has been programmed, then the address generated is -1.

Table 13. Example 20-TP Memory Readback

DIN	SDO	Action
0x1414	0xXXXX	Prepares data read from Memory Address 0x14.
0x1415	0x03FF	Prepares data read from Memory Address 0x15. Sends 16-bit word out of SDO, where the last 10 bits contain the contents of Memory Address 0x14.
0x0000	0x00FF	NOP Command 0 sends 16-bit word out of SDO, where last 10-bits contain the contents of Memory Address 0x15.
0x1410	0x0000	Prepares data read from memory location 0x10.
0x0000	0xXXXX	NOP Instruction 0 sends 16-bit word out of SDO, where the last 10 bits contain the contents of Memory Address 0x10 (17).

Tab	Table 14. Memory Map of Command 5									
	Data Bits [DB9:DB0] ¹									
D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register Contents
Х	Х	Х	Х	Х	0	0	0	0	0	1 st programmed wiper location (0x00)
Х	Х	Х	Х	Х	0	0	0	0	1	2 nd programmed wiper location (0x01)
Х	Х	Х	Х	Х	0	0	0	1	0	3 rd programmed wiper location (0x02)
Х	Х	Х	Х	Х	0	0	0	1	1	4 th programmed wiper location (0x03)
Х	Х	х	Х	Х	0	0	1	0	0	5 th programmed wiper location (0x04)
Х	Х	Х	Х	Х	0	1	0	0	1	10 th programmed wiper location (0x09)
Х	Х	Х	Х	Х	0	1	1	1	0	15 th programmed wiper location (0x0E)
Х	Х	Х	Х	Х	1	0	0	1	1	20 th programmed wiper location (0x13)
Х	Х	Х	Х	Х	1	0	1	0	0	Programmed memory status (thermometer encoded) ² (0x14)
Х	Х	Х	Х	Х	1	0	1	0	1	Programmed memory status (thermometer encoded) ² (0x15)

 1 X = don't care.

² Allows the user to calculate the remaining spare memory locations.

SHUTDOWN MODE

The AD5291/AD5292 can be placed in shutdown mode by executing the software shutdown command, Command 8 (see Table 9), and setting the LSB, D0, to 1. This feature places the RDAC in a special state in which Terminal A is open-circuited and Wiper W is connected to Terminal B. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 9 are supported while in shutdown mode. Execute Command 8 (see Table 9) and set the LSB, D0, to 0 to exit shutdown mode.

RESISTOR PERFORMANCE MODE

This mode activates a new, patented 1% end-to-end resistor tolerance that ensures a $\pm 1\%$ resistor tolerance on each code, that is, code = half scale, $R_{WB} = 10 \text{ k}\Omega \pm 100 \Omega$. See Table 2 (AD5291) or Table 4 (AD5292) to check which codes achieve $\pm 1\%$ resistor tolerance. The resistor performance mode is activated by programming Bit C2 of the control register (see Table 11 and Table 12). The typical settling time is shown in Figure 31.

RESET

A low-to-high transition of the hardware $\overline{\text{RESET}}$ pin loads the RDAC register with the contents of the most recently programmed 20-TP memory location. The AD5291/AD5292 can also be reset through software by executing Command 4 (see Table 9). If no 20-TP memory location is programmed, then the RDAC register loads with midscale upon reset. The control register is restored with default bit settings; see Table 12.

DAISY-CHAIN OPERATION

The shift register serial data output pin (SDO) serves two purposes. It can be used to read the contents of the wiper setting or the internal memory values using Command 2 and Command 5, respectively (see Table 9) or it can be used to daisy-chain multiple devices. The remaining instructions are valid for daisy-chaining multiple devices in simultaneous operations. Daisy-chaining minimizes the number of port pins required from the controlling IC (see Figure 43). The SDO pin contains an open-drain N-Channel FET that requires a pull-up resistor, if this function is used. As shown in Figure 43, users must tie the SDO pin of one package to the DIN pin of the next package. Users may need to increase the clock period, because the pullup resistor and the capacitive loading at the SDO/DIN interface may require additional time delay between subsequent devices.

When two AD5291/AD5292 devices are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits go to U1. Hold the $\overline{\text{SYNC}}$ pin low until all 32 bits are clocked into their respective shift registers. The $\overline{\text{SYNC}}$ pin is then pulled high to complete the operation.



RDAC ARCHITECTURE

To achieve optimum cost performance, Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5291/AD5292 employ a three-stage segmentation approach, as shown in Figure 44. The AD5291/AD5292 wiper switch is designed with the transmission gate CMOS topology and with the gate voltages derived from V_{DD} and V_{SS} .



PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation—1% Resistor Tolerance

The AD5291/AD5292 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be left floating or tied to the W terminal, as shown in Figure 45.



Figure 45. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B, R_{AB} , is available in 20 k Ω and has 256 or 1024 tap points accessed by the wiper terminal. The 8-/10-bit data in the RDAC latch is decoded to select one of the 256/1024 possible wiper

settings. The AD5291/AD5292 contain an internal $\pm 1\%$ resistor performance mode that can be disabled or enabled (this is enabled by default), by programming Bit C2 of the control register (see Table 11 and Table 12). The digitally programmed output resistance between the W terminal and the A terminal, R_{WA}, and between the W terminal and B terminal, R_{WB}, is internally calibrated to give a maximum of $\pm 1\%$ absolute resistance error across a wide code range. As a result, the general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

AD5291:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} \tag{1}$$

AD5292:

$$R_{WB}(D) = \frac{D}{1024} \times R_{AB} \tag{2}$$

where:

D is the decimal equivalent of the binary code loaded in the 8-/10-bit RDAC register.

 R_{AB} is the end-to-end resistance.

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, R_{WA}. R_{WA} is also calibrated to give a maximum of 1% absolute resistance error. R_{WA} starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5291:

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB}$$
(3)

AD5292:

$$R_{WA}(D) = \frac{1024 - D}{1024} \times R_{AB}$$
(4)

where:

D is the decimal equivalent of the binary code loaded in the 8-/10-bit RDAC register.

 R_{AB} is the end-to-end resistance.

In the zero-scale condition, a finite total wiper resistance of 120 Ω is present. Regardless of which setting the part is operating in, take care to limit the current between Terminal A and Terminal B, between Terminal W and Terminal A, and between Terminal W and Terminal B, to the maximum continuous current of ±3 mA or to the pulse current specified in Table 6. Otherwise, degradation or possible destruction of the internal resistors may occur.

PROGRAMMING THE POTENTIOMETER DIVIDER

Voltage Output Operation

The digital potentiometer easily generates a voltage divider at the wiper to B and at the wiper to A that is proportional to the input voltage at A to B, as shown in Figure 46. Unlike the polarity of $V_{\rm DD}$ to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.



Figure 46. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for simplicity, connecting the A terminal to 30 V and the B terminal to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 1 LSB less than 30 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B, divided by the 256/1024 positions of the potentiometer divider. The general equations defining the output voltage at V_w with respect to ground for any valid input voltage applied to Terminal A and Terminal B are

AD5291:

$$V_W(D) = \frac{D}{256} \times V_A + \frac{256 - D}{256} \times V_B$$
(5)

AD5292:

$$V_W(D) = \frac{D}{1024} \times V_A + \frac{1024 - D}{1024} \times V_B \tag{6}$$

If using the AD5291/AD5292 in voltage divider mode as in Figure 46, then the $\pm 1\%$ resistor tolerance calibration feature reduces the error when matching with discrete resistors. However, it is recommended to disable the internal $\pm 1\%$ resistor tolerance calibration feature by programming Bit C2 of the control register (see Table 11 and Table 12) to optimize wiper position update rate. In this configuration, the RDAC is ratiometric and resistor tolerance error does not affect performance.

Operation of the digital potentiometer in the voltage divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R_{WA} and R_{WB}, and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

EXT_CAP CAPACITOR

A 1 µF capacitor to GND must be connected to the EXT_CAP pin (see Figure 47) on power-up and throughout the operation of the AD5291/AD5292.



Figure 47. Hardware Setup for EXT_CAP Pin

TERMINAL VOLTAGE OPERATING RANGE

The positive V_{DD} and negative V_{SS} power supplies of the AD5291/AD5292 define the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed V_{DD} or V_{SS} are clamped by the internal forward-biased diodes (see Figure 48).



Figure 48. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

The ground pin of the AD5291/AD5292 device is primarily used as a digital ground reference. To minimize the digital ground bounce, the AD5291/AD5292 ground terminal should be joined remotely to the common ground. The digital input control signals to the AD5291/AD5292 must be referenced to the device ground pin (GND), and satisfy the logic level defined in the Specifications section.

Power-Up Sequence

To ensure that the AD5291/AD5292 power up correctly, a 1 μ F capacitor must be connected to the EXT_CAP pin. Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 48), it is important to power V_{DD} and V_{SS} first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that V_{DD} and V_{SS} are powered up unintentionally. The ideal power-up sequence is GND, V_{SS}, V_{LOGIC} and V_{DD}, the digital inputs, and then V_A, V_B, and V_W. The order of powering up V_A, V_B, V_W, and the digital inputs is not important as long as they are powered after V_{DD}, V_{SS}, and V_{LOGIC}.

Regardless of the power-up sequence and the ramp rates of the power supplies, after $V_{\rm LOGIC}$ is powered, the power-on preset activates, restoring the 20-TP memory value to the RDAC register.

APPLICATIONS INFORMATION high voltage dac

The AD5292 can be configured as a high voltage DAC, with output voltage as high as 33 V. The circuit is shown in Figure 49. The output is

$$V_{OUT}(D) = \frac{D}{1024} \times \left[1.2 \text{ V} \times \left(1 + \frac{R_2}{R_1} \right) \right]$$
(7)

where D is the decimal code from 0 to 1023.



PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustments such as a laser diode or a tunable laser, a boosted voltage source can be considered (see Figure 50).



Figure 50. Programmable Boosted Voltage Source

In this circuit, the inverting input of the op amp forces $V_{\rm OUT}$ to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-channel FET (U3). The N-Channel FET power handling must be adequate to dissipate $(V_{\rm IN}-V_{\rm OUT})\times I_L$ power. This circuit can source a maximum of 100 mA with a 33 V supply.

HIGH ACCURACY DAC

It is possible to configure the AD5292 as a high accuracy DAC by optimizing the resolution of the device over a specific reduced voltage range. This is achieved by placing external resistors on either side of the RDAC, as shown in Figure 51. The improved $\pm 1\%$ resistor tolerance specification greatly reduces error associated with matching to discrete resistors.



VARIABLE GAIN INSTRUMENTATION AMPLIFIER

The AD8221 in conjunction with the AD5292 and the ADG1207, as shown in Figure 52, make an excellent instrumentation amplifier for use in data acquisition systems. The data acquisition system's low distortion and low noise enable it to condition signals in front of a variety of ADCs.



Figure 52. Data Acquisition System

The gain can be calculated by using Equation 9.

$$G(D) = 1 + \frac{49.4 \,\mathrm{k\Omega}}{\left(D/1024\right) \times R_{AB}} \tag{9}$$

AUDIO VOLUME CONTROL

The excellent THD performance and high voltage capability make the AD5291/AD5292 ideal for a digital volume control as an audio attenuator or gain amplifier. A typical problem in these systems is that a large step change in the volume level at any arbitrary time can lead to an abrupt discontinuity of the audio signal causing an audible zipper noise. To prevent this, a zero-crossing window detector can be inserted to the SYNC line to delay the device update until the audio signal crosses the window. Because the input signal can operate on top of any dc level rather than absolute 0 V level, zero-crossing in this case means the signal is ac-coupled, and the dc offset level is the signal zero reference point.

The configuration to reduce zipper noise is shown in Figure 53, and the results of using this configuration are shown in Figure 54. The input is ac-coupled by C1 and attenuated down before feeding into the window comparator formed by U2, U3, and U4B. U6 is used to establish the signal zero reference. The upper limit of the comparator is set above its offset and, therefore, the output pulses high whenever the input falls between 2.502 V and 2.497 V (or 0.005 V window) in this example. This output is AND'ed with the SYNC signal such that the AD5293 updates whenever the signal crosses the window. To avoid a constant update of the device, the SYNC signal should be programmed as two pulses, rather than as one.

In Figure 54, the lower trace shows that the volume level changes from a quarter-scale to full-scale when a signal change occurs near the zero-crossing window.



Figure 53. Audio Volume Control with Zipper Noise Reduction



OUTLINE DIMENSIONS



Dimensions shown in millimeters

ORDERING GUIDE

Model	R _{AB} (kΩ)	Resolution	Memory	Temperature Range	Package Description	Package Option
AD5291BRUZ-201	20	256	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14
AD5291BRUZ-20-RL71	20	256	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14
AD5292BRUZ-201	20	1,024	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14
AD5292BRUZ-20-RL71	20	1,024	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14

 1 Z = RoHS Compliant Part.

NOTES

NOTES

©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07674-0-5/09(0)



www.analog.com

Rev. 0 | Page 28 of 28