



## N-Channel 100-V (D-S) MOSFET

PRODUCT SUMMARY			
$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A) <sup>a</sup>	$Q_g$ (Typ)
100	0.034 at $V_{GS} = 10$ V	20	24 nC
	0.040 at $V_{GS} = 6.0$ V	20	

## FEATURES


- TrenchFET® Power MOSFET
- 100 % UIS Tested




## APPLICATIONS

- LCD TV Inverter
- LCD Backlight

TO-252



Top View



**Ordering Information:**  
SUD50N10-34P-E3 (Lead (Pb)-free)

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS  $T_A = 25$  °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current ( $T_J = 150$ °C)	$I_D$	20 <sup>a</sup>	A
		20 <sup>a</sup>	
		5.9 <sup>b</sup>	
		4.7 <sup>b</sup>	
Pulsed Drain Current	$I_{DM}$	50	
Continuous Source-Drain Diode Current	$I_S$	20 <sup>a</sup>	
		2.0 <sup>b</sup>	
Single Pulse Avalanche Current	$I_{AS}$	25	
Avalanche Energy	$E_{AS}$	31	
Maximum Power Dissipation	$P_D$	56	W
		36	
		2.5 <sup>b</sup>	
		1.6 <sup>b</sup>	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	°C

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>b</sup>	$R_{thJA}$	38	50	°C/W
Maximum Junction-to-Case	$R_{thJC}$	1.6	2.2	

Notes:

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.

**SUD50N10-34P**

Vishay Siliconix

**SPECIFICATIONS**  $T_J = 25^\circ\text{C}$ , unless otherwise noted







Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	100			V
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$		115		mV/ $^\circ\text{C}$
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$			- 8.7		
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2		4	V
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		1		$\mu\text{A}$
		$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$			20	
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$		0.028	0.034	$\Omega$
		$V_{GS} = 6 \text{ V}, I_D = 6 \text{ A}$		0.031	0.040	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 7 \text{ A}$		25		S
<b>Dynamic<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1800		pF
Output Capacitance	$C_{oss}$			200		
Reverse Transfer Capacitance	$C_{rss}$			70		
Total Gate Charge	$Q_g$	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$		24	30	nC
Gate-Source Charge	$Q_{gs}$			7.6		
Gate-Drain Charge	$Q_{gd}$			5.4		
Gate Resistance	$R_g$	$f = 1 \text{ MHz}$		1.2		$\Omega$
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 50 \text{ V}, R_L = 10 \Omega$ $I_D \geq 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 6 \Omega$		13	25	ns
Rise Time	$t_r$			12	24	
Turn-Off Delay Time	$t_{d(\text{off})}$			30	55	
Fall Time	$t_f$			10	20	
Turn-On Delay Time	$t_{d(\text{on})}$			10	20	
Rise Time	$t_r$			11	20	
Turn-Off Delay Time	$t_{d(\text{off})}$			20	40	
Fall Time	$t_f$			9	18	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25^\circ\text{C}$			20	A
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$				50	
Body Diode Voltage	$V_{SD}$	$I_S = 5 \text{ A}$		0.8	1.2	V
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = 5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$		50	80	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$			100	150	nC
Reverse Recovery Fall Time	$t_a$			38		ns
Reverse Recovery Rise Time	$t_b$			12		

Notes:

a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2 \%$ .


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted**Output Characteristics****Transfer Characteristics****On-Resistance vs. Drain Current****Capacitance****Gate Charge****On-Resistance vs. Junction Temperature**

**SUD50N10-34P**


Vishay Siliconix

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Single Pulse Power, Junction-to-Case

\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $r_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


Safe Operating Area, Junction-to-Case




Current Derating\*\*, Junction-to-Ambient



Current Derating\*\*, Junction-to-Case





Power Derating\*\*, Junction-to-Case



\*\* The power dissipation  $P_D$  is based on  $T_{J(\max)} = 175^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**SUD50N10-34P**

Vishay Siliconix

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?74802>.



## Legal Disclaimer Notice

Vishay

### Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.