



# STW43NM60ND


N-channel 600 V - 0.075  $\Omega$  - 35 A - TO-247  
FDmesh™ Power MOSFET (with fast diode)

Preliminary Data

## Features

| Type        | V <sub>DSS</sub> @<br>T <sub>JMAX</sub> | R <sub>DS(on)</sub><br>max | I <sub>D</sub> |
|-------------|---|----------------------------|----------------|
| STW43NM60ND | 650 V                                   | < 0.095 $\Omega$           | 35 A           |

- The worldwide best R<sub>DS(on)</sub>\*area amongst the fast recovery diode devices
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance
- Extremely high dv/dt and avalanche capabilities.



## Application

- Switching applications

## Description

The FDmesh™ II series belongs to the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout and associates all advantages of reduced on-resistance and fast switching with an intrinsic fast-recovery body diode. It is therefore strongly recommended for bridge topologies, in particular ZVS phase-shift converters.

Figure 1. Internal schematic diagram




Table 1. Device summary

| Order code   | Marking  | Package | Packaging |
|--------------|----------|---------|-----------|
| STW43NM60NDD | 43NM60ND | TO-247  | Tube      |

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

| Symbol         | Parameter   | Value      | Unit               |
|----------------|---|------------|--------------------|
| $V_{DS}$       | Drain-source voltage ( $V_{GS} = 0$ )                             | 600        | V                  |
| $V_{GS}$       | Gate- source voltage  | $\pm 25$   | V                  |
| $I_D$          | Drain current (continuous) at $T_C = 25\text{ }^{\circ}\text{C}$  | 35         | A                  |
| $I_D$          | Drain current (continuous) at $T_C = 100\text{ }^{\circ}\text{C}$ | 22.05      | A                  |
| $I_{DM}^{(1)}$ | Drain current (pulsed)  | 140        | A                  |
| $P_{TOT}$      | Total dissipation at $T_C = 25\text{ }^{\circ}\text{C}$           | 255        | W                  |
| $dv/dt^{(2)}$  | Peak diode recovery voltage slope                                 | 40         | V/ns               |
| $T_{stg}$      | Storage temperature   | -55 to 150 | $^{\circ}\text{C}$ |
| $T_j$          | Max. operating junction temperature                               | 150        | $^{\circ}\text{C}$ |

1. Pulse width limited by safe operating area

2.  $I_{SD} \leq 35\text{ A}$ ,  $di/dt \leq 600\text{ A}/\mu\text{s}$ ,  $V_{DD} = 80\% V_{(BR)DSS}$

**Table 3. Thermal data**

| Symbol         | Parameter                                      | Value | Unit                        |
|----------------|--|-------|-----------------------------|
| $R_{thj-case}$ | Thermal resistance junction-case max           | 0.49  | $^{\circ}\text{C}/\text{W}$ |
| $R_{thj-amb}$  | Thermal resistance junction-ambient max        | 50    | $^{\circ}\text{C}/\text{W}$ |
| $T_l$          | Maximum lead temperature for soldering purpose | 300   | $^{\circ}\text{C}$          |

**Table 4. Avalanche characteristics**

| Symbol   | Parameter  | Value | Unit |
|----------|--|-------|------|
| $I_{AS}$ | Avalanche current, repetitive or not-repetitive (pulse width limited by $T_j$ Max)                               | Tbd   | A    |
| $E_{AS}$ | Single pulse avalanche energy (starting $T_J=25\text{ }^{\circ}\text{C}$ , $I_D=I_{AS}$ , $V_{DD}=50\text{ V}$ ) | Tbd   | mJ   |

## 2 Electrical characteristics

( $T_{CASE} = 25\text{ °C}$  unless otherwise specified)

**Table 5. On/off states**

| Symbol        | Parameter  | Test conditions   | Min. | Typ.  | Max.     | Unit                           |
|---------------|--|---|------|-------|----------|--------------------------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage                   | $I_D = 1\text{ mA}$ , $V_{GS} = 0$                                      | 600  |       |          | V                              |
| $I_{DSS}$     | Zero gate voltage drain current ( $V_{GS} = 0$ ) | $V_{DS} = \text{Max rating}$<br>$V_{DS} = \text{Max rating}$ , @ 125 °C |      |       | 1<br>100 | $\mu\text{A}$<br>$\mu\text{A}$ |
| $I_{GSS}$     | Gate-body leakage current ( $V_{DS} = 0$ )       | $V_{GS} = \pm 20\text{ V}$  |      |       | 100      | nA                             |
| $V_{GS(th)}$  | Gate threshold voltage                           | $V_{DS} = V_{GS}$ , $I_D = 250\text{ }\mu\text{A}$                      | 3    | 4     | 5        | V                              |
| $R_{DS(on)}$  | Static drain-source on resistance                | $V_{GS} = 10\text{ V}$ , $I_D = 17.5\text{ A}$                          |      | 0.075 | 0.095    | $\Omega$                       |

**Table 6. Dynamic**

| Symbol                              | Parameter   | Test conditions   | Min. | Typ.              | Max. | Unit           |
|-------------------------------------|---|---|------|-------------------|------|----------------|
| $g_{fs}^{(1)}$                      | Forward transconductance  | $V_{DS}=15\text{ V}$ , $I_D = 17.5\text{ A}$  |      | Tbd               |      | S              |
| $C_{iss}$<br>$C_{oss}$<br>$C_{rss}$ | Input capacitance<br>Output capacitance<br>Reverse transfer capacitance | $V_{DS} = 50\text{ V}$ , $f = 1\text{ MHz}$ ,<br>$V_{GS} = 0$                                 |      | 4102<br>223<br>20 |      | pF<br>pF<br>pF |
| $C_{oss\text{ eq.}}^{(2)}$          | Equivalent output capacitance   | $V_{GS} = 0$ , $V_{DS} = 0\text{ to }480\text{ V}$  |      | Tbd               |      | pF             |
| $Q_g$<br>$Q_{gs}$<br>$Q_{gd}$       | Total gate charge<br>Gate-source charge<br>Gate-drain charge            | $V_{DD} = 480\text{ V}$ , $I_D = 35\text{ A}$ ,<br>$V_{GS} = 10\text{ V}$ ,<br>(see Figure 3) |      | 137<br>Tbd<br>Tbd |      | nC<br>nC<br>nC |
| $R_g$                               | Gate input resistance   | $f=1\text{ MHz}$ Gate DC Bias=0<br>Test signal level = 20 mV<br>open drain                    |      | 1.4               |      | $\Omega$       |

1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %

2.  $C_{oss\text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$

**Table 7. Switching times**

| Symbol  | Parameter   | Test conditions   | Min. | Typ.                     | Max. | Unit                 |
|---|---|---|------|--------------------------|------|----------------------|
| $t_{d(on)}$<br>$t_r$<br>$t_{d(off)}$<br>$t_f$ | Turn-on delay time<br>Rise time<br>Turn-off delay time<br>Fall time | $V_{DD} = 300\text{ V}$ , $I_D = 35\text{ A}$<br>$R_G = 4.7\text{ }\Omega$ , $V_{GS} = 10\text{ V}$<br>(see Figure 2) |      | Tbd<br>Tbd<br>Tbd<br>Tbd |      | ns<br>ns<br>ns<br>ns |

**Table 8. Source drain diode**


| Symbol          | Parameter                     | Test conditions   | Min | Typ. | Max | Unit          |
|-----------------|-------------------------------|---|-----|------|-----|---------------|
| $I_{SD}$        | Source-drain current          |   |     |      | 35  | A             |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) |   |     |      | 140 | A             |
| $V_{SD}^{(2)}$  | Forward on voltage            | $I_{SD} = 35\text{ A}$ , $V_{GS} = 0$                       |     |      | 1.3 | V             |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 35\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ |     | Tbd  |     | ns            |
| $Q_{rr}$        | Reverse recovery charge       | $V_{DD} = 100\text{ V}$                                     |     | Tbd  |     | $\mu\text{C}$ |
| $I_{RRM}$       | Reverse recovery current      | (see Figure 4)  |     | Tbd  |     | A             |
| $t_{rr}$        | Reverse recovery time         | $I_{SD} = 35\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ |     | Tbd  |     | ns            |
| $Q_{rr}$        | Reverse recovery charge       | $V_{DD} = 100\text{ V}$ , $T_j = 150\text{ }^\circ\text{C}$ |     | Tbd  |     | $\mu\text{C}$ |
| $I_{RRM}$       | Reverse recovery current      | (see Figure 4)  |     | Tbd  |     | A             |

1. Pulse width limited by safe operating area


2. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %

### 3 Test circuit


**Figure 2. Switching times test circuit for resistive load**




**Figure 3. Gate charge test circuit**




**Figure 4. Test circuit for inductive load switching and diode recovery times**




**Figure 5. Unclamped Inductive load test circuit**



**Figure 6. Unclamped inductive waveform**



**Figure 7. Switching time waveform**




## 4      **Package mechanical data**

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com)

TO-247 Mechanical data

| Dim. | mm.   |       |       |
|------|-------|-------|-------|
|      | Min.  | Typ   | Max.  |
| A    | 4.85  |       | 5.15  |
| A1   | 2.20  |       | 2.60  |
| b    | 1.0   |       | 1.40  |
| b1   | 2.0   |       | 2.40  |
| b2   | 3.0   |       | 3.40  |
| c    | 0.40  |       | 0.80  |
| D    | 19.85 |       | 20.15 |
| E    | 15.45 |       | 15.75 |
| e    |       | 5.45  |       |
| L    | 14.20 |       | 14.80 |
| L1   | 3.70  |       | 4.30  |
| L2   |       | 18.50 |       |
| øP   | 3.55  |       | 3.65  |
| øR   | 4.50  |       | 5.50  |
| S    |       | 5.50  |       |



## 5 Revision history

**Table 9. Document revision history**

| <b>Date</b> | <b>Revision</b> | <b>Changes</b> |
|-------------|-----------------|----------------|
| 06-Feb-2008 | 1               | First release  |



**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)