


N-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY				
V_{DS} (V)	$r_{DS(on)}$ (Ω) ^e	I_D (A) ^a		Q_g (Typ)
		Silicon Limit	Package Limit	
40	0.0026 at $V_{GS} = 10$ V	163	60	52 nC
	0.0034 at $V_{GS} = 4.5$ V	143	60	

Package Drawing
<http://www.vishay.com/doc?72945>


Top surface is connected to pins 1, 5, 6, and 10


Ordering Information: SiE812DF-T1-E3 (Lead (Pb)-free)

FEATURES

- TrenchFET® Gen II Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK® Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{gd}/Q_{gs} Ratio Helps Prevent Shoot-Through
- 100 % R_g and UIS Tested


APPLICATIONS

- VRM
- DC/DC Conversion: Low-Side
- Synchronous Rectification



N-Channel MOSFET

[For Related Documents](#)
<http://www.vishay.com/ppg?74337>

ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150$ °C)	I_D	163 (Silicon Limit)	A
		60 ^a (Package Limit)	
		60 ^a	
		33 ^{b, c}	
		27 ^{b, c}	
Pulsed Drain Current	I_{DM}	100	mJ
Continuous Source-Drain Diode Current	I_S	60 ^a	
		4.3 ^{b, c}	
Single Pulse Avalanche Current	I_{AS}	50	
Avalanche Energy	E_{AS}	125	
Maximum Power Dissipation	P_D	125	W
		80	
		5.2 ^{b, c}	
		3.3 ^{b, c}	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	- 50 to 150	
Soldering Recommendations (Peak Temperature) ^{d, e}		260	°C

Notes:

a. Package limited.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 10 sec.

 d. See Solder Profile (<http://www.vishay.com/doc?73257>). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{a, b}	Steady State	R _{thJA}	20	24	°C/W
Maximum Junction-to-Case (Drain Top)		R _{thJC} (Drain)	0.8	1	
Maximum Junction-to-Case (Source) ^{a, c}		R _{thJC} (Source)	2.2	2.7	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 68 °C/W.
- c. Measured at source pin (on the side of the package).







SPECIFICATIONS T_J = 25 °C, unless otherwise noted






Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	40			V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA		45.5		mV/°C
V _{GS(th)} Temperature Coefficient	ΔV _{GS(th)} /T _J			- 7.1		
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1.5	2.3	3	V
Gate-Source Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40 V, V _{GS} = 0 V			1	μA
		V _{DS} = 40 V, V _{GS} = 0 V, T _J = 55 °C			10	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	25			A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10 V, I _D = 25 A		0.0022	0.0026	Ω
		V _{GS} = 4.5 V, I _D = 25 A		0.0028	0.0034	
Forward Transconductance ^a	g _{fs}	V _{DS} = 20 V, I _D = 25 A		154		S
Dynamic^b						
Input Capacitance	C _{iss}	V _{DS} = 20 V, V _{GS} = 0 V, f = 1 MHz		8300		pF
Output Capacitance	C _{oss}			800		
Reverse Transfer Capacitance	C _{rss}			360		
Total Gate Charge	Q _g	V _{DS} = 20 V, V _{GS} = 10 V, I _D = 25 A		111	170	nC
Gate-Source Charge	Q _{gs}			52	80	
Gate-Drain Charge	Q _{gd}	V _{DS} = 10 V, V _{GS} = 4.5 V, I _D = 20 A		25		
Gate Resistance	R _g			15		
Turn-On Delay Time	t _{d(on)}	f = 1 MHz V _{DD} = 20 V, R _L = 2 Ω I _D ≥ 10 A, V _{GEN} = 4.5 V, R _g = 1 Ω		1.15	1.7	Ω
Rise Time	t _r			50	75	ns
Turn-Off Delay Time	t _{d(off)}			265	400	
Fall Time	t _f			50	75	
Turn-On Delay Time	t _{d(on)}			10	15	
Rise Time	t _r			20	30	
Turn-Off Delay Time	t _{d(off)}			15	25	
Fall Time	t _f			60	90	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	I _F = 10 A, di/dt = 100 A/μs, T _J = 25 °C			60	A
Pulse Diode Forward Current ^a	I _{SM}				100	
Body Diode Voltage	V _{SD}		I _S = 10 A	0.8	1.2	V
Body Diode Reverse Recovery Time	t _{rr}			50	75	ns
Body Diode Reverse Recovery Charge	Q _{rr}			65	100	
Reverse Recovery Fall Time	t _a			27		
Reverse Recovery Rise Time	t _b			23		



Notes:

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %
- b. Guaranteed by design, not subject to production testing.




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless noted


TYPICAL CHARACTERISTICS 25 °C, unless noted

TYPICAL CHARACTERISTICS 25 °C, unless noted


* The power dissipation P_D is based on $T_{J(\max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL CHARACTERISTICS 25 °C, unless noted

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?74337>.



Legal Disclaimer Notice

Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.