


## N- and P-Channel 12-V (D-S) MOSFET

### PRODUCT SUMMARY

	$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
N-Channel	12	0.017 at $V_{GS} = 4.5$ V	11.8
		0.025 at $V_{GS} = 2.5$ V	9.8
P-Channel	- 12	0.032 at $V_{GS} = - 4.5$ V	- 8.9
		0.053 at $V_{GS} = - 2.5$ V	- 6.9



**Ordering Information:** Si7540DP-T1  
Si7540DP-T1-E3 (Lead (Pb)-free)

### FEATURES


- TrenchFET® Power MOSFET
- New Low Thermal Resistance PowerPAK® Package with Low 1.07-mm Profile
- PWM Optimized for High Efficiency
- 100 %  $R_g$  Tested



**RoHS\***  
COMPLIANT

### APPLICATIONS

- Point-of-Load Synchronous Rectifier
  - 5 V or 3.3 V BUS Step Down
  - $Q_g$  Optimized for 500-kHz Operation
- Synchronous Buck, Shoot-Thru Resistant



### ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted

Parameter	Symbol	N-Channel		P-Channel		Unit
		10 secs	Steady	10 secs	Steady	
Drain-Source Voltage	$V_{DS}$		12		- 12	
Gate-Source Voltage	$V_{GS}$			$\pm 8$		V
Continuous Drain Current ( $T_J = 150$ °C) <sup>a</sup>	$I_D$	11.8	7.6	- 8.9	- 5.7	A
		9.5	6.1	- 7.1	- 4.6	
Pulsed Drain Current	$I_{DM}$			20		
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	2.9	1.1	- 2.9	- 1.1	
Maximum Power Dissipation <sup>a</sup>	$P_D$	3.5	1.4	3.5	1.4	W
		2.2	0.9	2.2	0.9	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$			- 55 to 150		
Soldering Recommendations (Peak Temperature) <sup>b,c</sup>				260		°C

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	N-Channel		P-Channel		Unit
		Typical	Maximum	Typical	Maximum	
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	26	35	26	35	°C/W
		60	85	60	85	
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	3.9	5.5	3.9	5.5

#### Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. See Solder Profile (<http://www.vishay.com/ppg?73257>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

\* Pb containing terminations are not RoHS compliant, exemptions may apply.

**SPECIFICATIONS**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit	
<b>Static</b>							
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	0.6		1.5	
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.6		-1.5	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	N-Ch P-Ch		$\pm 100$ $\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch		1		
		$V_{DS} = -12 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch		-1		
		$V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	N-Ch		5		
		$V_{DS} = -12 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	P-Ch		-5		
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} > 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	20			
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	-20		A	
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 11.8 \text{ A}$	N-Ch		0.014	0.017	
		$V_{GS} = -4.5 \text{ V}, I_D = -8.9 \text{ A}$	P-Ch		0.026	0.032	
		$V_{GS} = 2.5 \text{ V}, I_D = 9.8 \text{ A}$	N-Ch		0.020	0.025	
		$V_{GS} = -2.5 \text{ V}, I_D = -6.9 \text{ A}$	P-Ch		0.043	0.053	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 5 \text{ V}, I_D = 11.8 \text{ A}$	N-Ch		32		
		$V_{DS} = -5 \text{ V}, I_D = -8.9 \text{ A}$	P-Ch		23	S	
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 2.9 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.77	1.2	
		$I_S = -2.9 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch		-0.8	-1.2	
<b>Dynamic<sup>b</sup></b>							
Total Gate Charge	$Q_g$	N-Channel $V_{DS} = 6 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 11.8 \text{ A}$ P-Channel $V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -8.9 \text{ A}$	N-Ch P-Ch		11.5 13	17 20	nC
Gate-Source Charge	$Q_{gs}$		N-Ch P-Ch		3.2 4.1		
Gate-Drain Charge	$Q_{gd}$		N-Ch P-Ch		2.5 1.9		
Gate Resistance	$R_g$		N-Ch P-Ch	0.5 1.5	1.7 3.5	2.5 5.6	
Turn-On Delay Time	$t_{d(\text{on})}$	N-Channel $V_{DD} = 6 \text{ V}, R_L = 6 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_G = 6 \Omega$ P-Channel $V_{DD} = -6 \text{ V}, R_L = 6 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_G = 6 \Omega$	N-Ch P-Ch		30 35	45 55	ns
Rise Time	$t_r$		N-Ch P-Ch		50 42	75 65	
Turn-Off Delay Time	$t_{d(\text{off})}$		N-Ch P-Ch		60 54	90 85	
Fall Time	$t_f$		N-Ch P-Ch		25 17	40 30	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 2.9 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$	N-Ch		40	80	
		$I_F = -2.9 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$	P-Ch		40	80	

## Notes







a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2 \%$ .


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**N-CHANNEL TYPICAL CHARACTERISTICS**

25 °C, unless noted




**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless noted



Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage





Threshold Voltage














Single Pulse Power





Safe Operating Area, Junction-to-Ambient

**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless noted


**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless noted


**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless noted

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**

**Threshold Voltage**

**Single Pulse Power**

**Safe Operating Area, Junction-to-Ambient**

**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless noted


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?71911>.



## Legal Disclaimer Notice

Vishay

### Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.