Power MOSFET 68 Amps, 30 Volts **N–Channel DPAK**

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- I_{DSS} Specified at Elevated Temperature
- DPAK Mounting Information Provided
- Pb–Free Packages are Available

Applications

- DC–DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery Powered Products: i.e., Computers, Printers, Cellular and Cordless Telephones, and PCMCIA Cards

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	V _{DSS}	30	Vdc			
Gate-to-Source Voltage - Continuous	V _{GS}	±20	Vdc			
Thermal Resistance – Junction–to–Case Total Power Dissipation @ $T_C = 25^{\circ}C$ Continuous Drain Current @ $T_C = 25^{\circ}C$ (Note 4) Continuous Drain Current @ $T_C = 100^{\circ}C$	R _{θJC} PD ID ID	1.65 75 68 43	°C/W W A A			
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 100^{\circ}C$ Pulsed Drain Current (Note 3)	R _{θJA} P _D I _D I _D I _{DM}	67 1.87 11.3 7.1 36	°C/W W A A A			
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 100^{\circ}C$ Pulsed Drain Current (Note 3)	R _{θJA} PD ID ID IDM	120 1.04 8.4 5.3 28	°C/W W A A A			
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C			
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 30$ Vdc, $V_{GS} = 10$ Vdc, Peak $I_L = 17$ Apk, L = 5.0 mH, $R_G = 25 \Omega$)	E _{AS}	722	mJ			
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	ΤL	260	°C			

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. When surface mounted to an FR4 board using the minimum recommended pad size. When surface mounted to an FR4 board using 0.5 sq. in. drain pad size.

2.

Pulse Test: Pulse Width = 300 µs, Duty Cycle = 2%.
Current Limited by Internal Lead Wires.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS} R _{DS(on)} TYP		I _D MAX
30 V	7.8 mΩ @ 10 V	68 A





MARKING DIAGRAMS **& PIN ASSIGNMENTS**



ORDERING INFORMATION

= Pb-Free Package

G

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

1

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
$\begin{array}{l} \mbox{Drain-Source Breakdown Voltage} \\ (V_{GS} = 0 \mbox{ Vdc}, \mbox{ I}_{D} = 250 \mu A) \\ \mbox{Positive Temperature Coefficient} \end{array}$		V _{(BR)DSS}	30 -	- 25	-	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{GS} = 0 Vdc, V_{DS} = 30 Vdc, T_J$ ($V_{GS} = 0 Vdc, V_{DS} = 30 Vdc, T_J$	= 25°C) = 125°C)	I _{DSS}			1.0 10	μAdc
Gate-Body Leakage Current (VGS	= ± 20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS				•		
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu Adc$) Negative Temperature Coefficient		V _{GS(th)}	1.0 -	1.9 -3.8	3.0 _	Vdc
$ Static Drain–Source On–State Res \\ (V_{GS} = 10 Vdc, I_D = 20 Adc) \\ (V_{GS} = 10 Vdc, I_D = 10 Adc) \\ (V_{GS} = 4.5 Vdc, I_D = 5.0 Adc) $	R _{DS(on)}	_ _ _	0.0078 0.0078 0.010	0.010 0.010 0.013	Ω	
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 10 Adc)	gFS	_	20	_	Mhos
YNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	2050	2400	pF
Output Capacitance	(V _{DS} = 24 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	640	800	
Reverse Transfer Capacitance	T = 1.0 (01/2)	C _{rss}	-	225	310	
WITCHING CHARACTERISTICS (Note 6)					
Turn-On Delay Time		t _{d(on)}	_	11	20	ns
Rise Time	$(V_{DD} = 25 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	t _r	-	15	25	
Turn-Off Delay Time	V _{GS} = 10 Vdc, R _G = 6.0 Ω)	t _{d(off)}	_	85	130	
Fall Time	6 ,	t _f	-	55	90	
Turn-On Delay Time		t _{d(on)}	_	11	20	ns
Rise Time	$(V_{DD} = 25 \text{ Vdc}, I_D = 1.0 \text{ Adc},$	t _r	-	13	20	
Turn-Off Delay Time	V _{GS} = 10 Vdc, R _G = 2.5 Ω)	t _{d(off)}	-	55	90	
Fall Time		t _f	-	40	75	
Turn-On Delay Time		t _{d(on)}	-	15	_	ns
Rise Time	$(V_{DD} = 24 \text{ Vdc}, I_D = 20 \text{ Adc},$	tr	_	25	-	
Turn-Off Delay Time	V _{GS} = 10 Vdc, R _G = 2.5 Ω)	t _{d(off)}	_	40	I	
Fall Time		t _f	_	58	-	
Gate Charge		QT	-	55	80	nC
	$(V_{DS} = 24 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q _{gs} (Q1)	-	5.5	-	
			1	15		1

Diode Forward On–Voltage		V _{SD}				Vdc
$(I_{S} = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$			-	0.75	1.0	
$(I_{\rm S} = 20 \text{ Adc}, V_{\rm GS} = 0 \text{ Vdc})$			-	0.90	-	
$(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J =$	$(I_{S} = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$		-	0.65	-	
Reverse Recovery Time	<i>"</i>	t _{rr}	-	39	65	ns
	(I _S = 2.3 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)		-	20	-	
		t _b	-	19	-	
Reverse Recovery Stored Charge		Q _{rr}	_	0.043	_	μC

Indicates Pulse Test: Pulse Width = 300 µsec max, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.







Figure 9. Resistive Switching Time Variation vs. Gate Resistance

25 $V_{GS} = 0 V$ $T_{J} = 25^{\circ}C$ 20



Figure 10. Diode Forward Voltage vs. Current



Figure 11. Maximum Rated Forward Biased Safe Operating Area



Figure 12. Diode Reverse Recovery Waveform



Figure 13. Thermal Response – Various Duty Cycles

ORDERING INFORMATION

Device	Package Type	Package	Shipping [†]
NTD4302	DPAK	369C	75 Units / Rail
NTD4302G	DPAK	369C (Pb–Free)	75 Units / Rail
NTD4302-001	DPAK-3	369D	75 Units / Rail
NTD4302–1G	DPAK–3	369D (Pb–Free)	75 Units / Rail
NTD4302T4	DPAK	369C	2500 Tape & Reel
NTD4302T4G	DPAK	369C (Pb–Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		INCHES MILLIMET		IETERS
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180	BSC	4.58 BSC		
Н	0.034	0.040	0.87	1.01	
L	0.018	0.023	0.46	0.58	
κ	0.102	0.114	2.60	2.89	
Г	0.090 BSC		2.29	BSC	
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
υ	0.020		0.51		
۷	0.035	0.050	0.89	1.27	
z	0.155		3.93		

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK CASE 369D–01 ISSUE B





1.	NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.					
	INCHES MILLIMETERS					
	DIM	MIN	MAX	MIN	MAX	
	Α	0.235	0.245	5.97	6.35	

	INCHES			EIERO
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
Κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN

SOURCE
DRAIN

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and sensing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.