

**SMPS MOSFET**


**IRFIB7N50L**

**Applications**

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control applications

**HEXFET® Power MOSFET**

<b>V<sub>DSS</sub></b>	<b>R<sub>DS(on)</sub> typ.</b>	<b>T<sub>rr</sub> typ.</b>	<b>I<sub>D</sub></b>
500V	320mΩ	85ns	6.8A



**Features and Benefits**

- SuperFast body diode eliminates the need for external diodes in ZVS applications.
- Lower Gate charge results in simpler drive requirements.
- Enhanced dv/dt capabilities offer improved ruggedness.
- Higher Gate voltage threshold offers improved noise immunity.

**Absolute Maximum Ratings**

	Parameter	Max.		Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	6.8		A	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V				
I <sub>DM</sub>	Pulsed Drain Current ①	27			
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	46		W	
	Linear Derating Factor	0.37		W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	±30		V	
dv/dt	Peak Diode Recovery dv/dt ③	24		V/ns	
T <sub>J</sub>	Operating Junction and	-55 to + 150		°C	
T <sub>STG</sub>	Storage Temperature Range				
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )			
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)			

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	6.8	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	27		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.5	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 6.8A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	85	130	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 6.8A
		—	130	200		T <sub>J</sub> = 125°C, di/dt = 100A/μs ④
Q <sub>rr</sub>	Reverse Recovery Charge	—	280	420	nC	T <sub>J</sub> = 25°C, I <sub>S</sub> = 6.8A, V <sub>GS</sub> = 0V ④
		—	570	860		T <sub>J</sub> = 125°C, di/dt = 100A/μs ④
I <sub>RRM</sub>	Reverse Recovery Current	—	5.9	8.9	A	T <sub>J</sub> = 25°C
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

# IRFIB7N50L

International  
Rectifier

## Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.44	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.32	0.38	$\Omega$	$V_{GS} = 10V, I_D = 4.1\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	50	$\mu\text{A}$	$V_{DS} = 500V, V_{GS} = 0V$
		—	—	2.0	mA	$V_{DS} = 400V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 30V$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$V_{GS} = -30V$
$R_G$	Internal Gate Resistance	—	0.88	—	$\Omega$	f = 1MHz, open drain

## Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	4.7	—	—	S	$V_{DS} = 50V, I_D = 4.1\text{A}$
$Q_g$	Total Gate Charge	—	—	92	nC	$I_D = 6.8\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	24	nC	$V_{DS} = 400V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	44	nC	$V_{GS} = 10V, \text{See Fig. 7 \& 16}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	23	—	ns	$V_{DD} = 250V$
$t_r$	Rise Time	—	36	—	ns	$I_D = 6.8\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	47	—	ns	$R_G = 9.0\Omega$
$t_f$	Fall Time	—	19	—	ns	$V_{GS} = 10V, \text{See Fig. 11a \& 11b}$ ④
$C_{iss}$	Input Capacitance	—	2220	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	230	—	pF	$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	23	—	pF	$f = 1.0\text{MHz, See Fig. 5}$
$C_{oss}$	Output Capacitance	—	2780	—	pF	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	63	—	pF	$V_{GS} = 0V, V_{DS} = 400V, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	140	—	—	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$ ⑤
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	100	—	—	—

## Avalanche Characteristics


Symbol	Parameter	Typ.	Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy ②	—	550	mJ
$I_{AR}$	Avalanche Current ①	—	6.8	A
$E_{AR}$	Repetitive Avalanche Energy ①	—	4.6	mJ

## Thermal Resistance


Symbol	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case	—	2.69	°C/W
$R_{\theta\text{JA}}$	Junction-to-Ambient	—	65	—

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 12).
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 24\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 6.8\text{A}$ , (See Figure 14).
- ③  $I_{SD} \leq 6.8$ ,  $di/dt \leq 650\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $dv/dt = 24\text{V}/\text{ns}$ ,  $T_J \leq 150^\circ\text{C}$ .
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{oss \text{ eff.}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that stores the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
vs. Temperature

# IRFIB7N50L


International  
Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typ. Output Capacitance  
Stored Energy vs.  $V_{DS}$




**Fig 7.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 8.** Typical Source-Drain Diode  
Forward Voltage




**Fig 9.** Maximum Safe Operating Area



**Fig 10.** Maximum Drain Current vs. Case Temperature



**Fig 11a.** Switching Time Test Circuit



**Fig 11b.** Switching Time Waveforms

# IRFB7N50L

International  
Rectifier




Fig 12. Maximum Effective Transient Thermal Impedance, Junction-to-Case







Fig 13. Threshold Voltage vs. Temperature




**Fig 14.** Maximum Avalanche Energy  
vs. Drain Current




**Fig 15a.** Unclamped Inductive Test Circuit





**Fig 15b.** Unclamped Inductive Waveforms



**Fig 16a.** Gate Charge Test Circuit



**Fig 16b.** Basic Gate Charge Waveform

**Peak Diode Recovery dv/dt Test Circuit**

\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 17.** For N-Channel HEXFET® Power MOSFETs

International  
**IR** Rectifier

# IRFIB7N50L

## TO-220 Full-Pak Package Outline


Dimensions are shown in millimeters (inches)



## TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRFI840G  
WITH ASSEMBLY  
LOT CODE 3432  
ASSEMBLED ON WW 24 1999  
IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line  
position indicates "Lead-Free"



**TO-220AB FullPak package is not recommended for Surface Mount Application.**

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903  
07/04



### Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.