

 $V_{DSS} = -60V$ $R_{DS(on)} = 0.50\Omega$


 $I_{D} = -5.3A$

- Isolated Package
- High Voltage Isolation= 2.5KVRMS ®
- Sink to Lead Creepage Dist.= 4.8mm
- P-Channel
- 175°C Operating Temperature
- Dynamic dv/dt Rating
- Low Thermal Resistance
- Lead-Free

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



Absolute Maximum Ratings

| | Parameter | Max. | Units | |
|---|--|-----------------------|-------|--|
| I _D @ T _C = 25°C | Continuous Drain Current, VGS @ -10 V | -5.3 | A | |
| I _D @ T _C = 100°C | Continuous Drain Current, VGS @ -10 V | -3.8 | | |
| Ірм | Pulsed Drain Current ① | -21 | | |
| P _D @ T _C = 25°C | Power Dissipation | 27 | W | |
| | Linear Derating Factor | 0.18 | W/°C | |
| V _{GS} | Gate-to-Source Voltage | ±20 | V | |
| Eas | Single Pulse Avalanche Energy ② | 120 | mJ | |
| IAR | Avalanche Current ① | -5.3 | Α | |
| EAR | Repetitive Avalanche Energy ① | 2.7 | mJ | |
| dv/dt | Peak Diode Recovery dv/dt ③ | -4.5 | V/ns | |
| T _J T _{STG} | Operating Junction and Storage Temperature Range | -55 to +175 | °C | |
| | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) | | |
| | Mounting Torque, 6-32 or M3 screw | 10 lbf•in (1.1 N•m) | | |

Thermal Resistance

| | Parameter | Min. | Тур. | Max. | Units | |
|------------------|---------------------|------|------|------|--------|--|
| Reuc | Junction-to-Case | - | - | 5.5 | - °C/W | |
| R _{BJA} | Junction-to-Ambient | _ | _ | 65 | C/VV | |

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

| | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|---------------------------------|--------------------------------------|------|----------|------|-------|---|
| V _{(BR)DSS} | Drain-to-Source Breakdown Voltage | -60 | <u> </u> | _ | V | V _{GS} =0V, I _D =-250μA |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient | - | -0.060 | - | V/°C | Reference to 25°C, Ip=-1mA |
| R _{DS(on)} | Static Drain-to-Source On-Resistance | | — | 0.50 | Ω | V _{GS} =-10V, I _D =-3.2A ④ |
| V _{GS(th)} | Gate Threshold Voltage | -2.0 | _ | -4.0 | ٧ | V _{DS} =V _{GS} , I _D =-250μA |
| g _{fs} | Forward Transconductance | 1.6 | _ | _ | Ş | V _{DS} =-25V, I _D =-3.2A ④ |
| Ipss | Drain-to-Source Leakage Current | _ | | -100 | | V _{DS} =-60V, V _{GS} =0V |
| 1033 | Brain-to-cource Leakage Current | | _ | -500 | μА | V _{DS} =-48V, V _{GS} =0V, T _J =150°C |
| I _{GSS} | Gate-to-Source Forward Leakage | | | -100 | nA | V _{GS} =-20V |
| 1033 | Gate-to-Source Reverse Leakage | _ | 1-1 | 100 | I IIA | V _{GS} =20V |
| Qg | Total Gate Charge | | | 12 | | I _D =-6.7A |
| Q_{gs} | Gate-to-Source Charge | _ | - | 3.8 | nC | V _{DS} =-48V |
| Qgd | Gate-to-Drain ("Miller") Charge | - | _ | 5.1 | | V _{GS} =-10V See Fig. 6 and 13 @ |
| t _{d(on)} | Turn-On Delay Time | _ | 11 | - | | V _{DD} =-30V |
| tr | Rise Time | | 63 | _ | ns | I _D =-6.7A |
| t _{d(off)} | Turn-Off Delay Time | | 9.6 | _ | 115 | R _G =24Ω |
| tf | Fall Time | _ | 31 | | | R _D =4.0Ω See Figure 10 ④ |
| L _D | Internal Drain Inductance | _ | 4.5 | _ | nН | Between lead, 6 mm (0.25in.) |
| Ls | Internal Source Inductance | _ | 7.5 | _ | ш | from package and center of die contact |
| Ciss | Input Capacitance | _ | 270 | _ | | V _{GS} =0V |
| Coss | Output Capacitance | | 170 | _ | pF | V _{DS} =-25V |
| Crss | Reverse Transfer Capacitance | _ | 31 | _ | | f=1.0MHz See Figure 5 |
| С | Drain to Sink Capacitance | - | 12 | _ | pF | f=1.0MHz |

Source-Drain Ratings and Characteristics

| | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|-----------------|---|----------|--|------|-------|--|
| ls | Continuous Source Current (Body Diode) | - | - | -5.3 | | MOSFET symbol showing the |
| I _{SM} | Pulsed Source Current (Body Diode) ① | _ | _ | -21 | A | integral reverse p-n junction diode. |
| V _{SD} | Diode Forward Voltage | | _ | -5.5 | ٧ | T _J =25°C, I _S =-5.3A, V _{GS} =0V 4 |
| trr | Reverse Recovery Time | | 80 | 160 | ns | T _J =25°C, I _F =-6.7A |
| Qrr | Reverse Recovery Charge | _ | 0.096 | 0.19 | μC | di/dt=100A/μs ④ |
| ton | Forward Turn-On Time | Intrinsi | Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD) | | | |

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ Isp≤-6.7A, di/dt≤90A/ μ s, Vpp≤V(BR)pss, TJ≤175°C
- ⑤ t=60s, f=60Hz

- $\begin{tabular}{ll} @V_{DD}=-25V, starting $T_J=25^\circ$C, $L=5.0mH$\\ $R_G=25\Omega$, $I_{AS}=-5.3$ (See Figure 12) \\ \end{tabular}$
- ④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, T_C=175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



- * Reverse Polarity for P-Channel
- ** Use P-Channel Driver for P-Channel Measurements




*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices

Fig 14 For P Channel HEXFETS

Document Number: 91170 www.vishay.com

International Rectifier

TO-220 Full-Pak Package Outline (Dimensions are shown in millimeters (inches)



| | DIMENSIONS | | | | | |
|--------|------------|-------|-------|-------|-------|--------------------|
| SYMBOL | MILLIM | ETERS | INC | HES | | |
| | MIN. | MAX. | MIN. | MAX. | NOTES | LEAD ASSIGNMENTS |
| A | 4.57 | 4.83 | 0.180 | 0.190 | | EEND TIOSIONNELTIO |
| A1 | 2.57 | 2.83 | 0.101 | 0.114 | | HEXFET |
| A2 | 2,51 | 2.85 | 0.099 | 0.112 | | HEXI ET |
| ь | 0.622 | 0.89 | 0.024 | 0.035 | | 1 GATE |
| ь1 | 0.622 | 0.838 | 0.024 | 0.033 | 5 | 2 DRAIN |
| b2 | 1.229 | 1.400 | 0.048 | 0.055 | | 3 SOURCE |
| ь3 | 1.229 | 1.400 | 0.048 | 0.055 | | |
| c | 0.440 | 0.629 | 0.017 | 0.025 | | IODT- C-DAGK |
| c1 | 0.440 | 0.584 | 0.017 | 0.023 | | IGBTs, CoPACK |
| D | 8.65 | 9.80 | 0.341 | 0.386 | 4 | 1. – GATE |
| d1 | 15.80 | 16.12 | 0.622 | 0.635 | | 2 COLLECTOR |
| d2 | 13.97 | 14.22 | 0.550 | 0.560 | | 3 EMITTER |
| d3 | 12.30 | 12.92 | 0.484 | 0.509 | | |
| d4 | 8.64 | 9.91 | 0.340 | 0.390 | | |
| E | 10.36 | 10.63 | 0.408 | 0.419 | 4 | |
| e | 2.54 | | 0.100 | |] | |
| L | 13.20 | 13,73 | 0.520 | 0.541 | | |
| L1 | 3,10 | 3,50 | 0.122 | 0.138 | 3 | |
| n | 6.05 | 6.15 | 0.238 | 0.242 | | |
| øP | 3.05 | 3.45 | 0.120 | 0.136 | | |
| u | 2.40 | 2.50 | 0.094 | 0.098 | 6 | |
| v | 0.40 | 0.50 | 0.016 | 0.020 | 6 | |
| ø | 3. | 7 | 3" | 7* | | |
| ø1 | | 45" | | 45" | | |
| | | ı I | 1 | 1 | | |

DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.

DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.

DIMENSION D & E DO NOT INCLIDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED

0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST

EXTREMES OF THE PLASTIC BODY.

DIMENSION DI APPLY TO BASE METAL ONLY.


STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v.

CONTROLLING DIMENSION: INCHES.

TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRF1840G
WITH ASSEMBLY
LOT CODE 3432
ASSEMBLED ON WW 24 1999
IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

12/04

Document Number: 91170 www.vishay.com



Vishay

Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier[®], IR[®], the IR logo, HEXFET[®], HEXSense[®], HEXDIP[®], DOL[®], INTERO[®], and POWIRTRAIN[®] are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com
Revision: 12-Mar-07 1