

FQP19N20C/FQPF19N20C

200V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supplies, DC-AC converters for uninterrupted power supplies and motor controls.

Features

- 19.0A, 200V, $R_{DS(on)} = 0.17\Omega$ @V_{GS} = 10 V Low gate charge (typical 40.5 nC)
- Low Crss (typical 85 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQP19N20C	FQPF19N20C	Units
V_{DSS}	Drain-Source Voltage		2	200	
I _D	Drain Current - Continuous (T _C = 25°C)		19.0	19.0 *	Α
	- Continuous (T _C = 100°C)		12.1	12.1 *	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	76.0	76.0 *	Α
V _{GSS}	Gate-Source Voltage		± 30		V
E _{AS}	Single Pulsed Avalanche Energy (I		433		mJ
I _{AR}	Avalanche Current	(Note 1)	19	9.0	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	13.9		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		5.5		V/ns
P_{D}	Power Dissipation (T _C = 25°C)		139	43	W
	- Derate above 25°C		1.11	0.34	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150		°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300		°C

^{*} Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	FQP19N20C	FQPF19N20C	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.9	2.89	°C/W
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	200			V
ΔBV_{DSS} / ΔT_{J}	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.24		V/°C
I _{DSS}	Zana Oata Valtana Basin Oamant	V _{DS} = 200 V, V _{GS} = 0 V		-	10	μА
	Zero Gate Voltage Drain Current	V _{DS} = 160 V, T _C = 125°C		-	100	μА
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V		-	-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 9.5 A		0.14	0.17	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 9.5 A (Note 4)		10.8		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		830 195 85	1080 255 110	pF pF pF
	•			85	110	p⊢
	ing Characteristics	I		45	40	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 100 V, I _D = 19.0 A,		15	40	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		150	310	ns
t _{d(off)}	Turn-Off Delay Time Turn-Off Fall Time	(Note 4, 5)		135 115	280 240	ns
$\frac{t_f}{Q_g}$	Total Gate Charge	, , , ,		40.5	53.0	ns nC
Q _{gs}	Gate-Source Charge	$V_{DS} = 160 \text{ V}, I_{D} = 19.0 \text{ A},$		6.0		nC
Q _{gs}	Gate-Drain Charge	V _{GS} = 10 V (Note 4, 5)		22.5		nC
u ga	Gate-Brain Gharge	(1000 1, 0)		22.5		110
Drain-S	Source Diode Characteristics ar	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Diode Forward Current				19.0	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F				76.0	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 19.0 A			1.5	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{S} = 19.0 \text{ A},$		208		ns
Q_{rr}	Reverse Recovery Charge	$dI_F / dt = 100 A/\mu s$ (Note 4)		1.63		μC

- **Notes:** 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 1.8mH, I $_{AS}$ = 19.0A, V $_{DD}$ = 50V, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C 3. I $_{SD}$ ≤ 19.0A, di/dt ≤ 300A/ μ s, V $_{DD}$ ≤ BV $_{DSS}$, Starting T $_{J}$ = 25°C 4. Pulse Test : Pulse width ≤ 300 $_{US}$, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

Rev. A, March 2004


©2004 Fairchild Semiconductor Corporation

Typical Characteristics (Continued)



T_J, Junction Temperature [°C]

R_{DS(ON)}, (Normalized) Drain-Source On-Resistance






Figure 8. On-Resistance Variation vs Temperature

150





Figure 9-1. Maximum Safe Operating Area for FQP19N20C






Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for FQP19N20C






Figure 11-2. Transient Thermal Response Curve for FQPF19N20C

©2004 Fairchild Semiconductor Corporation Rev. A, March 2004


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current




Package Dimensions

TO - 220





Dimensions in Millimeters



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST [®]	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench [®]	SuperSOT™-6
$CROSSVOLT^{TM}$	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic [®]
E ² CMOS™	HiSeC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	I ² C™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the board.	Around the world.™	OPTOLOGIC [®]	SILENT SWITCHER®	UltraFET [®]
The Power Franchise™		OPTOPLANAR™	SMART START™	VCX™
Programmable Active Droop™		PACMAN™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2004 Fairchild Semiconductor Corporation Rev. 18