

# FDD5680

# N-Channel, PowerTrench<sup>TM</sup> MOSFET

## **General Description**


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

## **Applications**


- DC/DC converter
- Motor drives

## **Features**

- 38 A, 60 V.  $R_{DS(on)} = 0.021~\Omega~@V_{GS} = 10~V$   $R_{DS(on)} = 0.025~\Omega~@V_{GS} = 6~V.$
- Low gate charge (33nC typical).
- Fast switching speed.
- High performance trench technology for extremely low R<sub>DS(on)</sub>.



TO-252




Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted				
Symbol	Parameter	Ratings	Units	
$V_{DSS}$	Drain-Source Voltage	60	V	
V <sub>GSS</sub>	Gate-Source Voltage	±20	V	
I <sub>D</sub>	Maximun Drain Current - Continuous (Note 1)	38	A	
	(Note 1a)	8.5		
	Maximum Drain Current - Pulsed	100		
P <sub>D</sub>	Maximum Power Dissipation @ T <sub>C</sub> = 25°C (Note 1)	60	W	
	$T_A = 25^{\circ}C$ (Note 1a)	2.8		
	$T_A = 25^{\circ}C$ (Note 1b)	1.3		
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range	-55 to +150	∘C	

Thermal Characteristics				
$R_{\theta^{JC}}$	Thermal Resistance, Junction-to- Case	(Note 1)	2.1	∘C/W
$R_{\theta^{JA}}$	Thermal Resistance, Junction-to- Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information					
Device Marking	Device	Reel Size	Tape width	Quantity	
FDD5680	FDD5680	13"	16mm	2500	

Symbol	Parameter Test Conditions		Min	Тур	Max	Units
Off Chara	acteristics					
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 30 \text{ V}, I_{D} = 38 \text{ A}$			140	mJ
I <sub>AR</sub>	Maximum Drain-Source Avalanche	e Current			38	Α
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
ΔBVnss ΔT,	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		60		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V			1	μд
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 20V, V_{DS} = 0 V$			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2	2.4	4	V
$\Delta V_{GS(th)} = \Delta T_{,J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$		-6.4		mV/°C
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 6 \text{ V}, I_D = 7.5 \text{ A}$		0.017 0.028 0.019	0.021 0.042 0.025	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V	50			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 8.5 \text{ A}$		30		S
Dvnamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V,		1835		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		210		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			90		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 30 \text{ V}, I_{D} = 1 \text{ A},$		15	27	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		9	18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			35	56	ns
t <sub>f</sub>	Turn-Off Fall Time			16	26	ns
$Q_g$	Total Gate Charge	$V_{DS} = 30 \text{ V}, I_{D} = 8.5 \text{ A},$		33	46	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V,		6.5		nC
Q <sub>gd</sub>	Gate-Drain Charge			7.5		nC
Drain-So	urce Diode Characteristics	and Maximum Ratings				
I <sub>S</sub>	Maximum Continuous Drain-Source				2.3	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.3 \text{ A} \text{ (Note 2)}$		0.75	1.2	V

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the drain tab.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



Scale 1 : 1 on letter size paper

<sup>2.</sup> Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2.0\%$ 

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient themal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™  $VCX^{TM}$ FAST ® OPTOLOGIC™ STAR\*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™  $HiSeC^{TM}$ SuperSOT™-8  $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E<sup>2</sup>CMOS<sup>TM</sup> LittleFET™  $OS^{TM}$ TruTranslation™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4