

March 2001 Revised April 2002

FIN1018

3.3V LVDS 1-Bit High Speed Differential Receiver

General Description

This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock or data.

The FIN1018 can be paired with its companion driver, the FIN1017, or with any other LVDS driver.

Features

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Fail safe protection for open-circuit, shorted and terminated conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Flow-through pinout simplifies PCB layout
- 8-Lead SOIC and US-8 packages save space


Ordering Code:

Order Number	Package Number	Package Description		
FIN1018M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TUBE]		
FIN1018MX		8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TAPE and REEL]		
FIN1018K8X		8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide [TAPE and REEL]		

Pin Descriptions

Pin Name	Description	
R _{OUT}	LVTTL Data Output	
R _{IN+}	Non-inverting Driver Input	
R _{IN-}	Inverting Driver Input	
V _{CC}	Power Supply	
GND	Ground	
NC	No Connect	

Connection Diagrams




Function Table

In	put	Outputs
R _{IN+}	R _{IN}	R _{OUT}
L	Н	L
Н	L	Н
Fail Safe	Condition	Н

H = HIGH Logic Level L = LOW Logic Level

Fail Safe = Open, Shorted, Terminated

Pin Assignment for US-8 Package



Absolute Maximum Ratings(Note 1)

(Soldering, 10 seconds) 260° CESD (Human Body Model) ≥ 6500 VESD (Bus Pins R_{IN-}/R_{IN+} to GND) ≥ 9500 V

ESD (Machine Model)

Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Supply Voltage (V_{CC})} & 3.0\mbox{V to } 3.6\mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0\mbox{ to } \mbox{V}_{CC} \end{array}$

Magnitude of Differential Voltage

 $\begin{array}{ll} \text{(|V_{ID}|)} & \text{100mV to V}_{CC} \\ \text{Common-mode Input Voltage (V}_{IC}) & \text{0.05V to 2.35V} \\ \text{Operating Temperature (T}_{A}) & -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ \end{array}$

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V _{TH}	Differential Input Threshold HIGH	See Figure 1 and Table 1			100	mV
V _{TL}	Differential Input Threshold LOW	See Figure 1 and Table 1	-100			mV
I _{IN}	Input Current	$V_{IN} = 0V$ or V_{CC}			±20	μА
I _{I(OFF)}	Power-OFF Input Current	$V_{CC} = 0V, V_{IN} = 0V \text{ or } 3.6V$			±20	μА
V _{OH}	Output HIGH Voltage	$I_{OH} = -100 \mu A$	V _{CC} -0.2			V
		$I_{OH} = -8 \text{ mA}$	2.4			V
V _{OL}	Output LOW Voltage	I _{OH} = 100 μA			0.2	V
		I _{OL} = 8 mA			0.5	V
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5			V
I _{CC}	Power Supply Current	Inputs Open, $(R_{IN+} = 1V \text{ and } R_{IN-} = 1.4V)$,			7	mA
		or ($R_{IN+} = 1.4V$ and $R_{IN-} = 1V$)			,	IIIA
C _{IN}	Input Capacitance			4		pF
C _{OUT}	Output Capacitance			6		pF

 $\geq 300 \text{V}$

Note 2: All typical values are at $T_A = 25$ °C and with $V_{CC} = 3.3$ V.


AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLH}	Propagation Delay LOW-to-HIGH		0.9		2.5	ns
t _{PHL}	Propagation Delay HIGH-to-LOW		0.9		2.5	ns
t _{TLH}	Output Rise Time (20% to 80%)	V _{ID} = 400 mV, C _L = 10 pF		0.5		ns
t _{THL}	Output Fall Time (80% to 20%)	See Figure 1 and Figure 2		0.5		ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}				0.4	ns
t _{SK(PP)}	Part-to-Part Skew (Note 4)				1.0	ns

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

Note 4: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.



Note A: All input pulses have frequency = 10MHz, t_R or t_F = 1ns

Note B: C_L includes all probe and fixture capacitances

FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)		
V _{IA}	V _{IB}	V _{ID}	V _{IC}		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		








FIGURE 2. LVDS Input to LVTTL Output AC Waveforms









Physical Dimensions inches (millimeters) unless otherwise noted










8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M08A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






LAND PATTERN RECOMMENDATION







- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982

DETAIL A

MAB08AREVC

NOTES:

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com