

August 2000

FQP3P50

500V P-Channel MOSFET

General Description


These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic lamp ballast based on complimentary half bridge.

Features

- -2.7A, -500V, $R_{DS(on)}$ = 4.9 Ω @V_{GS} = -10 V Low gate charge (typical 18 nC)
- Low Crss (typical 9.5 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQP3P50	Units	
V _{DSS}	Drain-Source Voltage		-500	V	
I _D	Drain Current - Continuous (T _C = 25°	C)	-2.7	А	
	- Continuous (T _C = 100°C)		-1.71	А	
I _{DM}	Drain Current - Pulsed	(Note 1)	-10.8	А	
V _{GSS}	Gate-Source Voltage		± 30	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	250	mJ	
I _{AR}	Avalanche Current	(Note 1)	-2.7	А	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	8.5	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	-4.5	V/ns	
P_D	Power Dissipation (T _C = 25°C)		85	W	
	- Derate above 25°C		0.68	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.47	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-500			V
ΔBV _{DSS} / ΔΤ _J	Breakdown Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		0.42		V/°C
I _{DSS}	Zoro Coto Valto de Drain Current	V _{DS} = -500 V, V _{GS} = 0 V		-	-1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = -400 V, T _C = 125°C			-10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
On Cha	nracteristics					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-3.0		-5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -1.35 \text{ A}$		3.9	4.9	Ω
9 _{FS}	Forward Transconductance	$V_{DS} = -50 \text{ V}, I_D = -1.35 \text{ A}$ (Note 4)		2.35		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		510 70 9.5	90 12	pF pF
	ing Characteristics			3.3	12	Ы
t _{d(on)}	Turn-On Delay Time	V _{DD} = -250 V, I _D = -2.7 A,		12	35	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		56	120	ns
	Turn-Off Delay Time	1.6 _0		35	80	ns
^t d(off)				45	100	ns
	Turn-Off Fall Time	(Note 4, 5)				
	Turn-Off Fall Time Total Gate Charge	(Note 4, 5) V _{DS} = -400 V, I _D = -2.7 A,		18	23	nC
t _f				18 3.6	23	
t _f Q _g	Total Gate Charge	V _{DS} = -400 V, I _D = -2.7 A,		_		nC nC
t _f Q _g Q _{gs} Q _{gd} Drain-S	Total Gate Charge Gate-Source Charge	V_{DS} = -400 V, I_{D} = -2.7 A, V_{GS} = -10 V (Note 4, 5)		3.6		nC
t _f Q _g Q _{gs} Q _{gd} Drain-S	Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar	V_{DS} = -400 V, I_{D} = -2.7 A, V_{GS} = -10 V (Note 4, 5)		3.6 9.2		nC nC
$egin{array}{ll} t_{f} & & & \\ Q_{g} & & & \\ Q_{gs} & & & \\ Q_{gd} & & & \\ \hline \textbf{Drain-S} & & & \\ I_{SM} & & & \\ \hline \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Dio	V_{DS} = -400 V, I_{D} = -2.7 A, V_{GS} = -10 V (Note 4, 5)		3.6 9.2	-2.7	nC nC nC
Q _{gs} Q _{gd} Drain-S	Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	V _{DS} = -400 V, I _D = -2.7 A, V _{GS} = -10 V (Note 4, 5) and Maximum Ratings and Forward Current Forward Current		3.6 9.2	-2.7 -10.8	nC nC nC

- Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 62mH, I $_{AS}$ = -2.7A, V $_{DD}$ = -50V, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C 3. I $_{SD}$ ≤ -2.7A, di/dt ≤ 200A/ μ s, V $_{DD}$ ≤ BV $_{DSS}$, Starting T $_{J}$ = 25°C 4. Pulse Test : Pulse width ≤ 300 μ s, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, August 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

QSTM

 $\begin{array}{lll} \mathsf{ACEx^{\mathsf{TM}}} & \mathsf{HiSeC^{\mathsf{TM}}} \\ \mathsf{Bottomless^{\mathsf{TM}}} & \mathsf{ISOPLANAR^{\mathsf{TM}}} \\ \mathsf{CoolFET^{\mathsf{TM}}} & \mathsf{MICROWIRE^{\mathsf{TM}}} \\ \mathsf{CROSSVOLT^{\mathsf{TM}}} & \mathsf{POP^{\mathsf{TM}}} \\ \mathsf{E}^2\mathsf{CMOS^{\mathsf{TM}}} & \mathsf{PowerTrench^{@}} \\ \mathsf{FACT^{\mathsf{TM}}} & \mathsf{QFET^{\mathsf{TM}}} \end{array}$

FAST[®] Quiet Series[™] SuperSOT[™]-3 GTO[™] SuperSOT[™]-6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FACT Quiet Series™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SuperSOT™-8

SyncFET™

TinyLogic™

UHC™

 VCX^{TM}

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev.E