SN74LVC1G132 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPL SCES546A - FEBRUARY 2004 - REVISED AUGUST 2004

- Available in Texas Instruments NanoStar™ and NanoFree[™] Packages
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.3 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

descri



01 50

В 02

Δ

cription/ordering information
The SN74LVC1G132 contains one 2-input NAND gate with Schmitt-trigger inputs designed for 1.65-V to 5.5-V
V_{CC} operation and performs the Boolean function Y = $\overline{A \bullet B}$ or Y = $\overline{A} + \overline{B}$ in positive logic.

Because of Schmitt action, this device has different input threshold levels for positive-going (V_{T+}) and negative-going (V_T) signals.

This device can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

ORDERING INFORMATION

TA	PACKAGE [†]	PACKAGE [†]			
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP		SN74LVC1G132YEPR	55	
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1G132YZPR	D5_	
–40°C to 85°C		Reel of 3000	SN74LVC1G132DBVR	000	
	SOT (SOT-23) – DBV	Reel of 250	SN74LVC1G132DBVT	C3B_	
		Reel of 3000	SN74LVC1G132DCKR	DE	
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1G132DCKT	D5_	

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[‡]DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition $(1 = \text{SnPb}, \bullet = \text{Pb-free}).$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

SN74LVC1G132 **SINGLE 2-INPUT NAND GATE** WITH SCHMITT-TRIGGER INPUTS

SCES546A - FEBRUARY 2004 - REVISED AUGUST 2004

FUNCTION TABLE							
JTS	OUTPUT						
В	Y						
L	Н						
Н	Н						
L	н						
Н	L						
	JTS B L H L						

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DBV package	
DCK package	
YEP/YZP package	
Storage temperature range, T _{stg}	–65°C to 150°C
	T I () () ()

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. 2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LVC1G132 **SINGLE 2-INPUT NAND GATE** WITH SCHMITT-TRIGGER INPUTS SCES546A – FEBRUARY 2004 – REVISED AUGUST 2004

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
	Quere have the sec	Operating	1.65	5.5	N/
VCC	Supply voltage	Data retention only	1.5		V
VI	Input voltage		0	5.5	V
VO	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-8	
IОН	OH High-level output current			-16	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 4.5 V		-32	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	
IOL	Low-level output current	N		16	mA
	Low-level output current	V _{CC} = 3 V		24	
		V _{CC} = 4.5 V		32	
Тд	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVC1G132 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

SCES546A – FEBRUARY 2004 – REVISED AUGUST 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	τυρ† ΜΑΧ	UNIT	
		1.65 V	0.79	1.16		
		2.3 V	1.11	1.56		
V _{T+} Positive-going input threshold voltage		3 V	1.5	1.87	V	
Positive-going input timeshold voltage		4.5 V	2.16	2.74		
		5.5 V	2.61	3.33		
		1.65 V	0.39	0.62		
		2.3 V	0.58	0.87		
V _T _ Negative-going input threshold voltage		3 V	0.84	1.14	V	
regative-going input theshold voltage		4.5 V	1.41	1.79		
		5.5 V	1.87	2.29		
		1.65 V	0.37	0.62		
ΔVτ		2.3 V	0.48	0.77		
Hysteresis		3 V	0.56	0.87	V	
$(V_{T+} - V_{T-})$		4.5 V	0.71	1.04		
		5.5 V	0.71	1.11		
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} – 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
	I _{OH} = -8 mA	2.3 V	1.9			
VOH	I _{OH} = -16 mA		2.4		V	
	I _{OH} = -24 mA	3 V	2.3]	
	I _{OH} = -32 mA	4.5 V	3.8			
	I _{OL} = 100 μA	1.65 V to 5.5 V		0.1		
	I _{OL} = 4 mA	1.65 V		0.45		
×,	I _{OL} = 8 mA	2.3 V		0.3		
V _{OL}	I _{OL} = 16 mA			0.4	V	
	I _{OL} = 24 mA	3 V		0.55		
	I _{OL} = 32 mA	4.5 V		0.55		
II A or B inputs	VI = 5.5 V or GND	1.65 V to 5.5 V		±1	μΑ	
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0		±10	μA	
lcc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	1.65 V to 5.5 V		10	μA	
ΔlCC	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	3 V to 5.5 V		500	μA	
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		3.5	pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		= ۷ _{CC} ± 0.2		= ۷ _{CC} ± 0.3		= V _{CC} ± 0.		UNIT
	(INPOT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	Y	4	16	2.5	7	2	5.3	1.5	4.4	ns



SN74LVC1G132 **SINGLE 2-INPUT NAND GATE** WITH SCHMITT-TRIGGER INPUTS SCES546A – FEBRUARY 2004 – REVISED AUGUST 2004

switching characteristics over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO	V _{CC} = ± 0.1		۲ <mark>۰۵</mark> × V _{CC} = ± 0.2		۷ _{CC} = ± 0.:		= V _{CC} ± 0.		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	Y	4	16	3	7.5	2	6	2	5	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	UNIT
C _{pd}	Power dissipation capacitance	f = 10 MHz	17	18	18	20	pF



SN74LVC1G132 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

SCES546A – FEBRUARY 2004 – REVISED AUGUST 2004

PARAMETER MEASUREMENT INFORMATION



TEST	S1
^t PLH/tPHL	Open
tPLZ/tPZL	VLOAD
^t PHZ ^{/t} PZH	GND

LOAD	CIRCUIT	

	INF	PUTS			•	-	
VCC	VI	t _r /t _f	V _M V _{LOAD}		CL	RL	v_Δ
1.8 V \pm 0.15 V	Vcc	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.15 V
2.5 V \pm 0.2 V	Vcc	≤2 ns	V _{CC} /2	2 × V _{CC}	15 pF	1 Μ Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 Μ Ω	0.3 V
5 V \pm 0.5 V	VCC	≤2.5 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.3 V









NOTES: A. C₁ includes probe and jig capacitance.

PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





SN74LVC1G132 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS SCES546A - FEBRUARY 2004 - REVISED AUGUST 2004

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Cl includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
SN74LVC1G132DBVR	ACTIVE	SOT-23	DBV	5	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G132DBVT	ACTIVE	SOT-23	DBV	5	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G132DCKR	ACTIVE	SC70	DCK	5	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G132DCKT	ACTIVE	SC70	DCK	5	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1G132YEPR	ACTIVE	WCSP	YEP	5	3000	TBD	SNPB	Level-1-260C-UNLIM
SN74LVC1G132YZPR	ACTIVE	WCSP	YZP	5	3000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- Α. All linear dimensions are in millimeters.
 - Β. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold fla D. Falls within JEDEC MO-178 Variation AA. Body dimensions do not include mold flash or protrusion.



MPDS025C - FEBRUARY 1997 - REVISED FEBRUARY 2002

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is lead-free. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YEP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated