August 1986 Revised May 2000

DM74S280 9-Bit Parity Generator/Checker

FAIRCHILD

SEMICONDUCTOR

DM74S280 9-Bit Parity Generator/Checker

General Description

These universal, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry, and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word-length capability is easily expanded by cascading.

The DM74S280 can be used to upgrade the performance of most systems utilizing the DM74180 parity generator/ checker. Although the DM74S280 is implemented without expander inputs, the corresponding function is provided by the availability of all input at pin 4, and no internal connection at pin 3. This permits the DM74S280 to be substituted for the 180 in existing designs to produce an identical function, even if DM74S280's are mixed with existing 180's.

Input buffers are provided so that each input represents only one normal 74S load, and full fan-out to 10 normal Series 74S loads is available from each of the outputs at low logic levels. A fan-out to 20 normal Series 74S loads is provided at high logic levels, to facilitate connection of unused inputs to used inputs.

Features

- Generates either odd or even parity for nine data lines
 Cascadable for N-bits
- Can be used to upgrade existing systems using MSI parity circuits
- Typical data-to-output delay—14 ns

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74S280M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow |
| DM74S280N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

| Number of Inputs | Outputs | | |
|--------------------------|---------|---------------------|--|
| (A Thru I) that are HIGH | ∑ Even | $\sum \mathbf{Odd}$ | |
| 0, 2, 4, 6, 8 | Н | L | |
| 1, 3, 5, 7, 9 | L | н | |

© 2000 Fairchild Semiconductor Corporation DS006483

www.fairchildsemi.com





Typical Applications

Three DM74S280's can be used to implement a 25-line parity generator/checker. This arrangement will provide parity in typically 25 ns. (See Figure 1.)

Longer word lengths can be implemented by cascading DM74S280's. As shown in Figure 2, parity can be generated for word lengths up to 81 bits in typically 25 ns.





www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

| Supply Voltage | 7V |
|--------------------------------------|--------------------------------|
| Input Voltage | 5.5V |
| Operating Free Air Temperature Range | $0^{\circ}C$ to $+70^{\circ}C$ |
| Storage Temperature Range | -65°C to +150°C |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74S280

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
|-----------------|--------------------------------|------|-----|------|-------|
| V _{CC} | Supply Voltage | 4.75 | 5 | 5.25 | V |
| VIH | HIGH Level Input Voltage | 2 | | | V |
| V _{IL} | LOW Level Input Voltage | | | 0.8 | V |
| I _{ОН} | HIGH Level Output Current | | | -1 | mA |
| I _{OL} | LOW Level Output Current | | | 20 | mA |
| T _A | Free Air Operating Temperature | 0 | | 70 | °C |

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
|-----------------|-----------------------------------|--|-----|-----------------|------|-------|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 mA$ | | | -1.2 | V |
| V _{OH} | HIGH Level Output Voltage | $V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$ | 2.7 | 3.4 | | V |
| V _{OL} | LOW Level Output Voltage | $V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ | | | 0.5 | V |
| l _l | Input Current @ Max Input Voltage | $V_{CC} = Max, V_I = 5.5V$ | | | 1 | mA |
| IIH | HIGH Level Input Current | $V_{CC} = Max, V_I = 2.7V$ | | | 50 | μΑ |
| I _{IL} | LOW Level Input Current | $V_{CC} = Max, V_I = 0.5V$ | | | -2 | mA |
| I _{OS} | Short Circuit Output Current | V _{CC} = Max (Note 3) | -40 | | -100 | mA |
| I _{CC} | Supply Current | V _{CC} Max (Note 4) | | 67 | 105 | mA |

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: $I_{\rm CC}$ is measured with all inputs grounded and all outputs OPEN.

Switching Characteristics

at $V_{CC}=5V$ and $T_A=25^\circ C$

| Symbol | Parameter | From (Input) | R _L = 280Ω C _L = 15 pF | | $R_L = 280\Omega$ $C_L = 50 \text{ pF}$ | | Units |
|------------------|--|-----------------------|---|-----|--|-----|-------|
| | | To (Output) | Min | Max | Min | Max | |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | Data to ∑ Even | | 21 | | 24 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | Data to Σ Even | | 18 | | 21 | ns |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | Data to Σ Odd | | 21 | | 24 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | Data to Σ Odd | | 18 | | 21 | ns |



