# HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70121S/L IDT70125S/L

#### **FEATURES:**

· High-speed access

- Commercial: 25/35/45/55ns (max.)

Low-power operation

IDT70121/70125SActive: 500mW (typ.)Standby: 5mW (typ.)IDT70121/70125L

Active: 500mW (typ.) Standby: 1mW (typ.)

· Fully asychronous operation from either port

 MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip

• On-chip port arbitration logic (IDT70121 only)

• BUSY output flag on Master; BUSY input on Slave

• INT flag for port-to-port communication

• Battery backup operation—2V data retention

• TTL-compatible, signal 5V (±10%) power supply

• Available in 52-pin PLCC

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


#### **DESCRIPTION:**

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.


### **DESCRIPTION (Cont'd):**

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (L) versions offer battery backup data

retention capability with each port typically consuming  $200\mu W$  from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin

#### PIN CONFIGURATIONS (1,2)



#### NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate the orientation of the actual part-marking.

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only
  and functional operation of the device at these or any other conditions
  above those indicated in the operational sections of this specification is not
  implied. Exposure to absolute maximum rating conditions for extended
  periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2654 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	V
ViH	Input High Voltage	2.2	-	6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	$-0.5^{(1)}$	-	0.8	V

#### NOTES:

- 1.  $VIL \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

### CAPACITANCE(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

#### NOTES:

2654 tbl 01

2654 tbl 13

2654 tbl 03

- 1. This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$ )

				21S 25S			
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, $Vin = 0V$ to $Vcc$	_	10		5	μΑ
ILO	Output Leakage Current <sup>(5)</sup>	Vcc = 5.5V, <del>СЕ</del> = Vін	_	10	_	5	μΑ
		Vout = 0V to Vcc					
Vol	Output Low Voltage	IOL = 4mA	_	0.4	-	0.4	V
Vон	Output High Voltage	Iон = −4mA	2.4	_	2.4	_	٧

NOTE:

1. At Vcc ≤ 2.0V leakages are undefined.

2654 tbl 04

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1,4)</sup> (VCC = $5V \pm 10\%$ )

		Test				1X25 25X25	-	1X35 5X35	_	1X45 5X45	-	1X55 5X55	
Symbol	Parameter	Condition	Version	1	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = ViL,Outputs Open, f = fMAX <sup>(2)</sup>	Com'l.	S L	125 125	260 220	125 125	250 210	125 125	245 205	125 125	240 200	mA
ISB1	Standby Current (Both Ports—TTL Level Inputs)	$\overline{CE}_{"A"}$ and $\overline{CE}_{"B"} = VIH$ , $f = fMAX^{(2)}$	Com'l.	S L	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45	mA
ISB2	Standby Current (One Port—TTL Level Inputs)	$\overline{CE}$ "A"=VIL and $\overline{CE}$ "B"=VIH <sup>(5)</sup> Active Port Outputs Open, $f = f_{MAX}^{(2)}$	Com'l.	S L	80 80	175 145	80 80	165 135	80 80	160 130	80 80	155 125	mA
ISB3	Full Standby Current (Both Ports CMOS Level Inputs)	$\label{eq:continuous_continuous_continuous} \begin{split} \overline{CE}\text{``A''} &\text{ and } \overline{CE}\text{``B''} \geq Vcc - 0.2V, \\ V\text{IN} \geq Vcc - 0.2V \\ \text{or ViN} \leq 0.2V, \text{ f} = 0^{(3)} \end{split}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port CMOS Level Inputs)	$\label{eq:continuous_continuous_continuous_continuous} \begin{split} \overline{CE}\text{``A'`$$$} \le &0.2 \text{V and } \overline{CE}\text{``B''} \ge &\text{VCC-}0.2 \text{V}^{(5)} \\ \text{VIN } \ge &\text{Vcc-}0.2 \text{V or} \\ \text{VIN } \le &0.2 \text{V, Active Port} \\ \text{Outputs Open, } f = &\text{fMAX}^{(2)} \end{split}$	Com'l.	S L	70 70	170 140	70 70	160 130	70 70	155 125	70 70	150 120	mA

#### NOTES:

2654 tbl 05

- 3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 4. Vcc=5V, Ta=+25°C for Typical values, and they are not production tested.
- 5. Port "A" may be either left or right port. Port "B" is opposite from port "A".

<sup>1. &</sup>quot;X" in part numbers indicates power rating (S or L).

<sup>2.</sup> At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

### DATA RETENTION CHARACTERISTICS (L Version Only)


				701			
Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention			2	_	_	V
ICCDR	Data Retention Current	Vcc = 2.0V, <del>CE</del> ≥ Vcc – 0.2V	Com'l.	_	100	1500	μΑ
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$		0	_	I	ns
tR <sup>(3)</sup>	Operation Recovery Time			trc <sup>(2)</sup>	_		ns

#### NOTES:

2654 tbl 06

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

#### **DATA RETENTION WAVEFORM**



2654 drw 03

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2
	2654 tbl 07




Figure 1. AC Output Test Load

Figure 2. Output Test Load (For tLz, tHz, tWz, toW) Including scope and jig.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>


		1	70121X25 70125X25																										70121X35 70125X35								1X45 5X45	_	21X55 25X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit																														
Read Cyc	ile	•					•		-																															
trc	Read Cycle Time	25	_	35	_	45	_	55	_	ns																														
tAA	Address Access Time	_	25	_	35	_	45	_	55	ns																														
tACE	Chip Enable Access Time	_	25	_	35	_	45	_	55	ns																														
taoe	Output Enable Access Time	_	12	_	25	_	30	_	35	ns																														
ton	Output Hold from Address Change	0	_	0		0		0	_	ns																														
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0	_	0		0	_	0	_	ns																														
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	10	_	15		20	_	30	ns																														
tpu	Chip Enable to Power-Up Time <sup>(2)</sup>	0	_	0		0	_	0	_	ns																														
tPD	Chip Disable to Power-Down Time <sup>(2)</sup>	_	50	_	50	_	50	_	50	ns																														

#### NOTES:


2654 tbl 08

- 1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter guaranteed by device characterization, but is not production tested.
- 3. "X" in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



# TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(5,6)



#### NOTES:

- 1. Timing depends on which signal is aserted last,  $\overline{OE}$  or  $\overline{CE}$ .
- 2. Timing depends on which signal is deaserted first,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 3. tbdd delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultanious read operations BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5.  $R/\overline{W} = V_{IH}$ , and the address is valid prior to other coincidental with  $\overline{CE}$  transition Low.
- 6.  $R/\overline{W} = V_{IH}$ ,  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IL}$ . Address is valid prior to or coincident with  $\overline{CE}$  transition Low.


### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

			70121X25 70125X25		1X35 5X35					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	le									
twc	Write Cycle Time <sup>(3)</sup>	25	_	35	1	45	_	55		ns
tew	Chip Enable to End-of-Write	20	_	30		35	_	40	_	ns
taw	Address Valid to End-of-Write	20	_	30		35	_	40	_	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	ns
twp	Write Pulse Width <sup>(6)</sup>	20	_	30		35	_	40	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	12	_	20		20	_	20	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		10	_	15		20	_	30	ns
tDH	Data Hold Time <sup>(5)</sup>	0	_	0		0	_	0	_	ns
twz	Write Enabled to Output in High-Z <sup>(1,2)</sup>	l	10	_	15		20	_	30	ns
tow	Output Active from End-of-Write <sup>(1,2)</sup>	0	_	0		0		0		ns

#### NOTES:

- 2654 tbl 09 1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter guaranteed by device characterization, but is not production tested.
- 3. For MASTER/SLAVE combination, two = tbaa + twp, since  $R/\overline{W} = VIL$  must occur after tbaa.
- 4. "X" in part numbers indicates power rating (S or L).
- 5. The specified tDH must be met by the device supplying write date to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature. The actual tDH will always be smaller than the actual tow.
- 6. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tpw) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




#### NOTES:

2654 drw 07

- 1. R/W or CE must be High during all address transitions.
- A write occurs during the overlap (tew or twp) of a  $\overline{CE}$  = VIL and a R/ $\overline{W}$  = VIL
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- Timing depends on which enable signal (CE or R/W) is asserted last.
- This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,5)</sup>



2654 drw 08

#### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE}$  = V<sub>IL</sub> and a R $\overline{W}$  = V<sub>IL</sub>
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is low during a R/ $\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If  $\overline{OE}$  is High during a R/ $\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		_	70121X25 70125X25		1X35 5X35	-				
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Max.	Unit
Busy Tim	ing (For Master IDT70121 Only)									
tbaa	BUSY Access Time from Address	_	20	_	20		20	_	30	ns
tBDA	BUSY Disable Time from Address	_	20	_	20	_	20	_	30	ns
tBAC	BUSY Access Time from Chip Enable	_	20	_	20	_	20	_	30	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	20	_	20	_	30	ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	50	_	60		70	_	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	35	_	45		55	_	65	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		5	_	5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	30	_	30		35	_	45	ns
twH	Write Hold After BUSY <sup>(5)</sup>	15	_	20		20	_	20		ns
Busy Tim	ing (For Slave IDT70125 Only)									
twB	Write to BUSY Input <sup>(4)</sup>	0		0		0	_	0		ns
twn	Write Hold After BUSY <sup>(5)</sup>	15		20	_	20		20		ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	50		60		70	_	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	35	-	45	_	55	—	65	ns


#### **NOTES**

2654 tbl 10

7

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual), or tddd tdw (actual).
- 4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'...
- 5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
- 6. "X" in part numbers indicates power rating (S or L).


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (1,2,3)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins. taps is ignored for Slave (IDT 70125).
- 2.  $\overline{CE}L = \overline{CE}R = VIL$
- 3.  $\overline{OE} = V_{IL}$  for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.


### TIMING WAVEFORM OF WRITE WITH BUSY



#### NOTES:

- 1. tWH must be met for both BUSY input (slave) and output (master).
- 2. BUSY is asserted on port 'B' blocking R/WB', until BUSY'B' goes High.
- 3. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.


# TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

## TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS (1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. If taps is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>


			70121X25 70125X25		1X35 5X35			·   · · · · · · · · · · · · · · · · · ·		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing									
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25	_	25	-	40	_	45	ns
tinr	Interrupt Reset Time		25	_	35	_	40		45	ns

NOTE:

2654 tbl 11

1. "X" in part numbers indicates power rating (S or L).

#### TIMING WAVEFORM OF INTERRUPT MODE



NOTES:. 2654 drw 14

- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. See Interupt Truth Table.
- 3. Timing depends on which enable signal ( $\overline{\text{CE}}$  or  $R/\overline{W}$ ) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

# TRUTH TABLES TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

Le	eft or I	Right F	Port <sup>(1)</sup>				
R/W	E	Е	D0-8	Function			
Х	Н	Χ	Z	ort Disabled and in Power-			
				Down Mode, ISB2 or ISB4			
Х	Н	Χ	Z	CER = CEL = H, Power-Down			
				Mode, ISB1 or ISB3			
L	L	Χ	DATAIN	Data on Port Written Into Memory <sup>(2)</sup>			
Н	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>			
Н	L	Η	Z	High-impedance Outputs			

**NOTES:** 2654 tbl 12

- 1.  $A0L A10L \neq A0R A10R$ .
- 2. If  $\overline{BUSY} = V_{1L}$ , data is not written.
- 3. If  $\overline{BUSY} = VIL$ , data may not be valid, see twop and topp timing.
- 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = High-impedance.

### TRUTH TABLE II - INTERRUPT FLAG(1,4)

Left Port					Right Port					
R/WL	CEL	ŌĒL	A0L - A10L	ĪNT∟	<b>R/W</b> R	CER	<b>ÖE</b> R	A0L - A10R	<b>INT</b> R	Function
L	L	Х	7FF	Χ	Х	Χ	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Χ	Х	L	L	7FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	7FE	Х	Set Left INTL Flag
Х	L	L	7FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

2654 tbl 13

- 1. Assumes  $\overline{BUSY}L = \overline{BUSY}R = VIH$
- 2. If  $\overline{\overline{BUSY}}L = V_{IL}$ , then No Change.
- 3. If  $\overline{BUSYR} = VIL$ , then No Change.
- 4. 'H' = VIH,' L' = VIL,' X' = DON'T CARE.

#### **FUNCTIONAL DESCRIPTION**

The IDT70121/125 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70121/125 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the  $\overline{CE} = R/\overline{W} = V_{IL}$  per the Truth Table. The left port clears the interrupt by access address location 7FE access when  $\overline{CER} = \overline{OER} = V_{IL}$ ,  $R/\overline{W}$  is a "Don't Care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must access the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by using the IDT70125 (SLAVE). In the IDT70125, the busy pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired,

unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT70121/125 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70121/125 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70121 RAM the busy pin is an output of the part, and the busy pin is an input of the IDT70125 as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70121 (Master) and IDT70125 (Slave) RAMs.

operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **ORDERING INFORMATION**



2654 drw 16