

April 1988 Revised March 2000

74F552

Octal Registered Transceiver with Parity and Flags

General Description

The 74F552 octal transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable input as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the output enable returns to HIGH after reading the output port. Each register has a separate output enable control for its 3-STATE buffer. The separate Clocks, Flags, and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the A Port to the B Port, a parity bit is generated. On the other hand, when data is transferred from the B Port to the A Port, the parity of input data on $B_0\text{--}B_7$ is checked.

Features

- 8-Bit bidirectional I/O Port with handshake
- Register status flag flip-flops
- Separate clock enable and output enable
- Parity generation and parity check
- B-outputs sink 64 mA
- 3-STATE outputs


Ordering Code:

Order Number	Package Number	Package Description
74F552SC	M28B	28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F552QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagrams


Pin Assignments for SOIC




Pin Assignments for PLCC



Logic Symbols





Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}
A ₀ -A ₇	A-to-B Port Data Inputs or	3.5/1.083	70 μA/–0.65 mA
	B-to-A 3-STATE	150/40 (33.3)	-3 mA/24 mA (20 mA)
B ₀ -B ₇	B-to-A Transceiver Inputs or	3.5/1.083	70 μA/–0.65 mA
	A-to-B 3-STATE Output	600/106.6 (80)	-12 mA/64 mA (48 mA)
FR	B Port Flag Output	50/33.3	−1 mA/20 mA
FS	A Port Flag Output	50/33.3	−1 mA/20 mA
PARITY	Y Parity Bit Transceiver Input or Output		70 μA/–0.65 mA
		600/106.6 (50)	-12 mA/64 mA (48 mA)
ERROR	Parity Check Output (Active LOW)	50/33.3	−1 mA/20 mA
CER	R Registers Clock Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
CES	S Registers Clock Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA
CPR	R Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA
CPS	S Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA
OEBR	B Port and PARITY Output Enable (Active LOW)	1.0/2.0	20 μA/–1.2 mA
	and Clear FR Input (Active Rising Edge)		
OEAS	A Port Output Enable (Active LOW)	1.0/2.0	20 μA/–1.2 mA
	and Clear FS Input (Active Rising Edge)		

Functional Description

Data applied to the A-inputs are entered and stored in the R register on the rising edge of the CPR Clock Pulse, provided that the Clock Enable (CER) is LOW; simultaneously, the status flip-flop is set and the flag (FR) output goes HIGH. As the Clock Enable (CER) returns to HIGH, the data will be held in the R register. These data entered from the A-inputs will appear at the B Port I/O pins after the Output Enable (OEBR) has gone LOW. When OEBR is LOW, a parity bit appears at the PARITY pin, which will be set HIGH when there is an even number of 1s or all 0s at the Q outputs of the R register. After the data is assimilated, the receiving system clears the flag FR by changing the signal at the OEBR pin from LOW-to-HIGH.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. A LOW at the CES pin and a LOW-to-HIGH transition at CPS pin enters the B-input data and the parity-input data into the S registers and the parity register respectively and set the flag output FS to HIGH. A LOW signal at the OEAS pin enables the A Port I/O pins and a LOW-to-HIGH transition of the OEAS signal clears the FS flag. When OEAS is LOW, the parity check output ERROR will be HIGH if there is an odd number of 1s at the Q outputs of the S registers and the parity register. The flag FS can be cleared by a LOW-to-HIGH transition of the OEAS signal.

Register Function Table

(Applies to R or S Register)

	Inputs	,	Internal	F 4:
D	СР	CE	Q	Function
Х	Х	Н	NC	Hold Data
L	~	L	L	Load Data
Н	~	L	Н	Load Data
Х	†	L	NC	Keep Old Data

H = HIGH Voltage Level L = LOW Voltage Level

∠ = LOW-to-HIGH Transition

† = Not LOW-to-HIGH Transition NC = No Change

Flag Flip-Flop Function Table

(Applies to R or S Flag Flip-Flop)

	Inputs		Flag	Function
CE	CE CP OE		Output	Function
Н	Х	†	NC	Hold Flag
L	~	†	Н	Set Flag
X	Χ	~	L	Clear Flag

H = HIGH Voltage Level L = LOW Voltage Level

∠ = LOW-to-HIGH Transition † = Not LOW-to-HIGH Transition

X = Immaterial

NC = No Change

Output Control

ŌĒ	Internal Q	A or B Outputs	Function
Н	Х	Z	Disable Output
L	L	L	Enable Output
L	Н	Н	Enable Output

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance

Parity Generation Function

OEBR	Number of HIGHs in the Q Outputs of the R Register	Parity Output
Н	X	Z
L	0, 2, 4, 6, 8	Н
L	1, 3, 5, 7	L

H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial Z = High Impedance

Parity Check Function

OEAS	Number of HIGHs in	Parity	ERROR
UEAS	the Q Outputs of the S Register	Input	Output
Н	X	Х	Н
L	0, 2, 4, 6, 8	L	L
L	1, 3, 5, 7	L	Н
L	0, 2, 4, 6, 8	Н	Н
L	1, 3, 5, 7	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level



Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias -55°C to +175°C

V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Paran	neter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Volta	ge	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltag	ge			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diod Voltage	le			-1.2	٧	Min	$I_{IN} = -18 \text{ mA}$ (CER, CES, CPR, CPS, OEBR, OEAS)
V _{OH}	Output HIGH Voltage	10% V _{CC} 10% V _{CC} 10% V _{CC} 5% V _{CC} 5% V _{CC}	2.5 2.4 2.0 2.7 2.7			V	Min	$\begin{split} I_{OH} = -1 \text{ mA (FR, FS, } \overline{ERROR}, A_n) \\ I_{OH} = -3 \text{ mA (}A_n, B_n \text{ PARITY)} \\ I_{OH} = -15 \text{ mA (}B_n, \text{ PARITY)} \\ I_{OH} = -1 \text{ mA (FR, FS, } \overline{ERROR}, A_n) \\ I_{OH} = -3 \text{ mA (}A_n, B_n, \text{ PARITY)} \end{split}$
V _{OL}	Output LOW Voltage	10% V _{CC} 10% V _{CC} 10% V _{CC}			0.5 0.5 0.55	V	Min	I_{OL} = 20 mA (FR, FS, ERROR) I_{OL} = 24 mA (A _n) I_{OL} = 64 mA (B _n , PARITY)
I _{IH}	Input HIGH Current				5.0	μА	Max	$V_{IN} = 2.7V$ (CER, CES, CPR, CPS, OEBR, OEAS)
I _{BVI}	Input HIGH Curre Breakdown Test	ent			7.0	μА	Max	$V_{IN} = 7.0V$ (CER, CES, CPR, CPS, OEBR, OEAS)
I _{BVIT}	Input HIGH Curre Breakdown (I/O)	ent			0.5	mA	Max	$V_{IN} = 5.5V$ (A _n , B _n , PARITY)
I _{CEX}	Output HIGH Leakage Current				50	μА	Max	$V_{OUT} = V_{CC}$ (FR, FS, ERROR, A _n , B _n , PARITY)
V _{ID}	Input Leakage Test		4.75			٧	0.0	$I_{ID} = 1.9 \mu\text{A}$ All other pins grounded
I _{OD}	Output Leakage Circuit Current				3.75	μА	0.0	V _{IOD} = 150 mV All other pins grounded
I _{IL}	Input LOW Curre	nt			−0.6 −1.2	mA	Max	$V_{IN} = 0.5V (\overline{CER}, \overline{CES}, CPR, CPS)$ $V_{IN} = 0.5V (\overline{OEBR}, \overline{OEAS})$
I _{IH} + I _{OZH}	Output Leakage	Current			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n, PARITY)$
I _{IL} + I _{OZL}	Output Leakage	Current			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n, PARITY)$
I _{OS}	Output Short- Circuit Current		-60 -100		-175 -250	mA	Max	$V_{OUT} = 0V \text{ (FR, FS, } \overline{\text{ERROR}}, A_n)$ $V_{OUT} = 0V \text{ (B}_n, \text{ PARITY)}$
I _{ZZ}	Bus Drainage Te	st			500	μА	0.0V	$V_{OUT} = 5.25V (A_n, B_n, PARITY)$
Іссн	Power Supply Cu	ırrent		100	150	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Cu	ırrent		100	150	mA	Max	$V_O = LOW$
I _{CCZ}	Power Supply Cu	ırrent		110	165	mA	Max	V _O = HIGH Z

AC Electrical Characteristics


			$T_A = +25$ °C $V_{CC} = +5.0$ V		,,	to +70°C +5.0V	
Symbol	Parameter		C _L = 50 pF		C _L =	50 pF	Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.5	6.0	8.0	3.0	9.0	ns
t_{PHL}	CPS or CPR to A _n or B _n	4.0	7.0	9.5	3.5	10.5	115
t _{PLH}	Propagation Delay CPS or CPR to FS or FR	3.0	5.5	7.5	2.5	8.5	ns
t _{PHL}	Propagation Delay OEAS to FS	3.5	6.0	8.0	3.0	9.0	ns
t _{PLH}	Propagation Delay	8.0	14.0	18.0	7.0	20.0	ns
t _{PHL}	CPR to Parity	8.5	14.5	18.5	7.5	20.5	
t _{PLH}	Propagation Delay	8.0	13.5	17.5	7.0	19.5	ns
t _{PHL}	CPS to ERROR	7.5	13.0	16.5	6.5	18.5	
t _{PLH}	Propagation Delay	3.5	6.0	8.0	3.0	9.0	ns
t_{PHL}	OEAS to ERROR	3.0	5.0	7.0	2.5	8.0	115
t _{PZH}	Enable Time OEAS	3.0	5.5	7.5	2.5	8.5	
t_{PZL}	or OEBR to B _n or A _n	3.5	7.0	9.5	3.0	10.5	
t _{PHZ}	Disable Time OEAS	3.0	6.5	8.5	2.5	9.5	ns
t_{PLZ}	or OEBR to B _n or A _n	3.0	5.5	7.5	2.5	8.5	
t _{PZH}	Enable Time	3.0	4.5	7.5	2.5	8.5	
t_{PZL}	OEBR to Parity	3.5	6.0	9.5	3.0	10.5	ns
t _{PHZ}	Disable Time	3.0	5.5	8.5	2.5	9.5	IIS
t_{PLZ}	OEBR to Parity	3.0	6.5	7.5	2.5	8.5	

AC Operating Requirements

Symbol	Parameter		$T_A = +25$ °C $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$	
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	7.5		8.5		
$t_S(L)$	A _n or B _n or Parity	4.5		5.0		
	to CPS or CPR					
t _H (H)	Hold Time, HIGH or LOW	0		0		ns
$t_H(L)$	A _n or B _n or Parity	0		0		
	to CPS or CPR					
t _S (H)	Setup, Time HIGH or LOW	6.0		7.0		
t _S (L)	CES or CER to CPS or CPR	10.0		11.5		
t _H (H)	Hold Time, HIGH or LOW	0		0		ns
$t_{H}(L)$	CES or CER to CPS or CPR	0		0		
t _W (H)	Pulse Width, HIGH or LOW	4.0		4.5		ns
$t_W(L)$	CPS or CPR	6.0		7.0		113



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com