HIGH-SPEED 4K x 9 DUAL-PORT STATIC RAM

FEATURES:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
 - Military: 20/25/35ns (max.)
 - Commercial: 12/15/20/25ns (max.)
- Low-power operation
 - IDT7014S
 - Active: 900mW (typ.)
- Fully asynchronous operation from either port
- TTL-compatible; single 5V (±10%) power supply
- Available in 52-pin PLCC and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7014 is an extremely high-speed 4K x 9 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to high-speed applications which do not need on-chip arbitration to manage simultaneous access.


The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description.

The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's high-performance technology, the IDT7014 Dual-Ports typically operate on only 900mW of power at maximum access times as fast as 12ns.

The IDT7014 is packaged in a 52-pin PLCC and a 64-pin thin plastic quad flatpack (TQFP).


FUNCTIONAL BLOCK DIAGRAM




2528 drw 01

The IDT logo is a registereed trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS(1,2)





ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage	–0.5 to Vcc	–0.5 to Vcc	٧
TA	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
TSTG	Storage Temperature	-55 to +125	-65 to +150	ů
IOUT	DC Output Current	50	50	mΑ

NOTES:

2528 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	–55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

•

RECOMMENDED DC OPERATING CONDTIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0 ⁽²⁾	V
VIL	Input Low Voltage	$-0.5^{(1)}$	_	0.8	V

NOTES:

2528 tbl 03

2528 tbl 02

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. This text does not indicate the orientation of the actual part-marking

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT	7014S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = 5.5V, $Vin = 0V$ to Vcc		10	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		10	μΑ
Vol	Output Low Voltage	IOL = 4mA	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	V

2528 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($VCC = 5V \pm 10\%$)

		Test		IDT7014S12 Com'l. Only								IDT7014S25		IDT7014S35 Mil. Only		
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit		
Icc	Dynamic Operating	Outputs Open f = fMAX ⁽¹⁾	Mil.	_	_	160	260	155	260	150	255	150	250	mA		
	Current (Both Ports Active)		Com'l.	160	250	160	250	155	245	150	240	_	_			

NOTE:

2528 tbl 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

2528 tbl 06

CAPACITANCE⁽¹⁾

(TA = +25°C, f = 1.0MHz) TQFP Package Only

Symbol	Parameter	Condition ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

2528 tbl 07

- 1. This parameter is determined by device characteristics but is not tested.
- 2. 3dv references the interperlated capacitance when the input and output signals swith from 0V to 3V or from 3V to 0V.




Figure 1. AC Output Test Load. Figure 2. Output Test Load (for thz, twz, and tow)
Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

^{1.} At f = fmax, address inputs are cycling at the maximum read cycle of 1/trc using the "AC Test Conditions" input levels of GND to 3V.

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**


			7014\$12		7014S15		7014S20		4S25	7014S35		
Cumbal	Davamatav	Min.	Com'l. Only Com'l.		Max.					Mil. Min.	Only Max.	Unit
Symbol READ CY	/mbol Parameter EAD CYCLE		Max.	Min.	IVIAX.	Min.	Max.	Min.	Max.	IVIIII.	IVIAX.	Unit
trc	Read Cycle Time	12	_	15	_	20	_	25	_	35	_	ns
taa	Address Access Time	_	12	_	15	_	20	_	25	_	35	ns
taoe	Output Enable Access Time	_	8	_	8	_	10	_	12	_	20	ns
tон	Output Hold from Address Change		_	3	_	3	_	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	7	_	7	_	9	_	11	_	15	ns

NOTES:


2528 tbl 08

- 1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is determined by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



NOTES:

- 1. $R/\overline{W} = VIH$ for Read Cycles.
- 2. $\overline{OE} = VIL$.
- 3. Addresses valid prior to \overline{OE} transition LOW.

6.11

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


			7014S12 7014S15		7014S20		7014S25		7014S35			
		Com'	. Only	Com'l. Only						Mil. Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE											
twc	Write Cycle Time	12	_	15	1	20	_	25	_	35	_	ns
taw	Address Valid to End-of-Write	10	_	14	-	15	_	20	_	30	_	ns
tas	Address Set-up Time		_	0		0	_	0	_	0	_	ns
twp	Write Pulse Width		_	12	_	15	_	20	_	30	_	ns
twr	Write Recovery Time		_	1	_	2	_	2	_	2	_	ns
tow	Data Valid to End-of-Write	8	_	10	1	12	_	15	_	25	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	7		7	_	9	_	11	_	15	ns
tDH	Data Hold Time ⁽³⁾	0	_	0	_	0	_	0	_	0	_	ns
twz	Write Enabled to Output in High-Z ^(1, 2)		7		7		9		11	_	15	ns
tow	Output Active from End-of-Write ^(1, 2, 3)		_	0	_	0	_	0	_	0	_	ns
twdd	Write Pulse to Data Delay ⁽⁴⁾		25	_	30	-	40		45	_	55	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	_	22	_	25	_	30		35	_	45	ns

NOTES:

2528 tbl 09

- 1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write With Port-to-Port Read".

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ (1,2)




NOTES

1. $R/\overline{W}^*B^* = V_{IH}$, Read cycle pass through.

2528 drw 09

2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is opposite from port "A".

TIMING WAVEFORM OF WRITE CYCLE^(1, 2, 3, 4, 5)



2528 drw 10

NOTES:

- 1. R/\overline{W} must be HIGH during all address transitions.
- 2. two is measured from R/\overline{W} going HIGH to the end of write cycle.
- 3. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 4. Transition is measured ±200mV from the Low or High-impedance voltage with the Output Test Load (Figure 2).
- 5. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

FUNCTIONAL DESCRIPTION

The IDT7014 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of most Dual-Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control $(\overline{\text{OE}})$. In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. The user application should avoid simultaneous write operations to the same memory location. There is no on-chip arbitration circuitry to resolve write priority and partial data from both ports may be written. READ/WRITE conditions are illustrated in Table 1.

TABLE I - READ/WRITE CONTROL

Left or Right Port ⁽¹⁾			
R/W	ŌĒ	D0-8	Function
L	Χ	DATAIN	Data written into memory
Н	L	DATAout	Data in memory output on port
Х	Н	Z	High-impedance outputs


NOTE:

2528 tbl 10

1. AoL - A11L is not equal to AoR - A11R.

'H' = HIGH, 'L' = LOW, 'X' = Don't Care, and 'Z' = High-impedance.

ORDERING INFORMATION



2528 drw 11